

Counter Board

Hardware Design and Test Document

Rev 1.1

1 24 Channel Counter Board

1.1 Overview

The 24 Channel Counter board is used collect counts from 24 independent APDs. Each channel contains a 15 bit counter that counts pulses coming off of an APD. There are two phases for each counter to allow continuous collection of data. Each channel on the board is individually addressable through accesses from the multifunction boards. Additionally you can access each of the phase of the counters while that phase is not counting. Dip switches set the upper three address bits for the board allowing the address range on the board to go from 0-95.

1.2 Technical Specification

- 12 individual Counter channels, 2 phases per Counter
- 15 Bit counters(32768 counts) for each channel and phase


Power Requirements

- +5V
- +12V (Unused on board)
- -12V (Unused on board)

1.3 Mechanical Specification


- Eurocard 6U (160mm x 233.35mm) Form Factor
- P1 and P2 96 pin DIN Connector
- 6 Layer PCB Construction

1.4 Block Diagrams




Overall Board Level Block Diagram


1.5 PCB Layout Front



1.6 PCB Layout Back



1.7 Manual Address Range Select



To set the boards address range switches 6-8 are used.

SW1[8:6]	GUI Address	BPADDR
111	0-23	0-23
110	24-47	32-55
101	48-71	64-87
100	72-95	96-119
Else	nothing	

Note: SW[8:6] correspond to BPADDR[7:5] and set the upper address bits for the boards. BPADDR[4:0] select the channel on the board that is being accessed. BPADDR[4:0] is five bits of address that can address up to 32 different selection, but since there are only 24 channels per board, only 24 of the possible 32 selections access counter channels. All other combinations of BPADDR[4:0] will result in an unknown count. The multifunction board does the translation between the GUI address and the BPADDR and should not put out any of the unknown addresses. A '1' in table corresponds to a 'on' on the switch, a '0' corresponds to 'off'.

2 Test Procedure

2.1 Power Supply Impedance Check

This test is meant to check for shorts between voltage levels and gnd that could cause catastrophic damage to the boards and or power supplies.

Requirements

Digital Multimeter

Procedure

- 2.4.1. Check GND to VCC by placing one ohm meter lead on GND pin in J3 and other lead on VCC pin in J3
- 2.4.2. Check GND to +15 by placing one ohm meter lead on GND pin in J3 and other lead on +15 pin in J3
- 2.4.3. Check GND to -15 by placing one ohm meter lead on GND pin in J3 and other lead on -15 pin in J3
- 2.4.4. Check VCC to +15 by placing one ohm meter lead on VCC pin in J3 and other lead on +15 pin in J3
- 2.4.5. Check VCC to -15 by placing one ohm meter lead on VCC pin in J3 and other lead on -15 pin in J3
- 2.4.6. Check +15 to -15 by placing one ohm meter lead on +15 pin in J3 and other lead on -15 pin in J3

2.2 CPLD programming

Requirements

Cypress ISR programming software

Cypress UltraISR programming cable


5V power supply

Programming files – “CounterTop.jed” dated 1/15/2003 9:05pm


“Control_Top.jed” dated 1/02/2003 10:48am

Procedure



- 2.4.1. Plug Cypress UltraSR programming cable into Parallel port of pc and start Cypress ISR programming software.
- 2.4.2. Select 'New' from the 'File' menu



- 2.4.3. Type '7' in the 'Number of devices in JTAG Chain' text box.
- 2.4.4. Type a filename in the 'JTAG Chain Filename' text box.
- 2.4.5. Browse and select or type in the directory that you would like to save the programming session in.
- 2.4.6. Press 'Ok'




- 2.4.7. In the 'Devices' box select 'CY37256P160' for all seven of the devices.
- 2.4.8. In the 'Operation' box select 'Program & Verify' for all seven of the devices.

- 2.4.9. Use the 'Browse' button for device one to locate and set the path and filename in the 'filename' text box to '\\path...\ Control_Top.jed'.
- 2.4.10. Use the 'Browse' button for devices two through seven to locate and set the path and filename in the 'filename' text box of each device to '\\path...\ CounterTop.jed'.
- 2.4.11. Press the  button to compose the programming file.
- 2.4.12. Plug 5V power and GND into the pins marked "VCC" and "GND" on header J3 respectively.
- 2.4.13. Connect Cypress UltraSR programming cable to header J16. Connector should be polarized, but if not ensure that pin 1 of cable connects to pin 1 of header.
- 2.4.14. Turn on power supply.
- 2.4.15. Press the  button to program the CPLD. Programming may take several minutes to complete
- 2.4.16. Check log that is displayed to see that each CPLD programmed and verified successfully.
- 2.4.17. If programming or verify was not successful-
 - a. Verify that the path and filename are correct in each of the 'filename' textboxes. If not, repeat from step 9.
 - b. Check to see that power and ground are connected correctly and that supply voltage is set to 5V DC. If not, repeat form step 11.
 - c. Check to see that part is correct and it is soldered correctly to board. If not, correct problem and repeat from step 11.
- 2.4.18. Turn off power supply and disconnect cables.

2.3 Test board Rework

- 2.4.1. Do Not Install Components – U17-U18, U9-U13 and U15
- 2.4.2. On footprints for U9-U13 and U15 short pin 1 to pin 3, pin 4 to pin 6, pin 8 to pin 10 and pin 11 to pin 13
- 2.4.3. Reprogram U1-U6 with file "**PulseGenerator.jed**" dated 1/17/2002 7:22pm and U7 with file "**PulseGenControl.jed**" dated 1/13/2003 6:49pm, using instructions outlined in 2.3 CPLD programming and substituting these files.
- 2.4.4. Rework example



2.4 Counter Channel Test

- 2.4.1. Plug test board connector P1 into backplane.
- 2.4.2. Plug board under test connector P1 into backplane.
- 2.4.3. Using ribbon cable connector, connect P2 on test board to P2 on board under test.
- 2.4.4. Turn on power supply.
- 2.4.5. Open 5 Xterm windows on user interface Linux computer.
- 2.4.6. In Xterm window #1, type "rlogin aoicm -l ao" and hit return.
- 2.4.7. Type password "wailmea" and hit return.
- 2.4.8. Type "su aroot" and hit return.
- 2.4.9. Type password "wailmea" and hit return.
- 2.4.10. Change directory to "//manoaXX/lp" where XX is either 36 or 85 and hit return.
- 2.4.11. Type "start_ao" and hit return.
- 2.4.12. In Xterm window #2, type "rlogin aoicm -l ao" and hit return.
- 2.4.13. Type password "wailmea" and hit return.
- 2.4.14. Change directory to "//manoaXX/ic" where XX is either 36 or 85 and hit return.
- 2.4.15. Type "ic" and hit return.
- 2.4.16. In Xterm window #3, type "rlogin aoicm -l ao" and hit return.
- 2.4.17. Type password "wailmea" and hit return.
- 2.4.18. Change directory to "//manoaXX/socketio" where XX is either 36 or 85 and hit return.
- 2.4.19. Type "sock_server" and hit return.
- 2.4.20. In Xterm window #4, change directory to "//manoaXX/socketio" where XX is either 36 or 85 and hit return.
- 2.4.21. Type "sock_client" and hit return.
- 2.4.22. In Xterm window #5, change directory to "//manoaXX/xui" where XX is either 36 or 85 and hit return.
- 2.4.23. Type "xui" and hit return.
- 2.4.24. When the GUI pops up, click on the tab labeled "view".
- 2.4.25. Click the radial button labeled "text"
- 2.4.26. Set SW1[8:6] to "011" and SW1[5:1] to "00000".
- 2.4.27. Check to see that the first 24 channels all have the correct value as set on the test board using SW1. See following tables for function and rate of counts as set by SW1.

SW1[8:6]	Function
000	No counts, all outputs constant '0'
001	Pulses only on low phase
010	Pulses only on high phase
011	Pulses on both phases
100	Pulses on both phases
101	Pulses on both phases

110	Pulses on both phases
111	Pulses on both phases


SW1[5:1]	Pulse Rate	Count with membrane =2000
00000	1 pulse every 60ns	4380-4395
00001	1 pulse every 100ns	2630-2640
00010	1 pulse every 180ns	1460-1470
00011	1 pulse every 340ns	770-780
00100	1 pulse every 660ns	395-400
00101	1 pulse every 1.3us	200-205
00110	1 pulse every 2.58us	100-105
00111	1 pulse every 5.14us	50-55
01000	1 pulse every 10.26us	25-30
01001	1 pulse every 20.5us	10-15
01010	1 pulse every 40.98us	5-8
01011	1 pulse every 81.94us	2-5
01100	1 pulse every 163.86us	1-2
01101	1 pulse every 327.7us	0-1
01110	1 pulse every 655.38us	0-1
01111	1 pulse every 1310.72us	0-1
Else	1 pulse every 80ns	3115-3130


*Note that counts with membrane = 2000 are approximations, this number may differ depending on the on board oscillator and also upon the rate the multifunction board puts out phase. If pulses are expected on both phases, high counts and low counts may be slightly different, but should be around the same value.


- 2.4.28. Change SW[8:6] to "001" and check to see that you only get low counts are in the correct range and that the high count is '0' or nearly to '0'.
- 2.4.29. Change SW[8:6] to "010" and check to see that you only get high counts are in the correct range and that the low count is '0' or nearly to '0'.
- 2.4.30. Change SW[8:6] back to "011" and change SW[5:1] to "00001" and make sure that you get counts on both phases and that the counts are in the correct range.
- 2.4.31. Change SW[5:1] to next value in table and check that counts are in correct range.
- 2.4.32. Repeat previous step for all values in table.
- 2.4.33. Change SW1[8:6] on board under test and make sure that board can be addressed properly in all valid address ranges. See table from section 1.7 for address ranges and values.
- 2.4.34. Right click on "Quit" in GUI.
- 2.4.35. Move curser over Xterm #4 and press cntrl-c.
- 2.4.36. Move curser over Xterm #3 and press cntrl-c.
- 2.4.37. Move curser over Xterm #2 and press cntrl-c.
- 2.4.38. Turn off power supply.
- 2.4.39. Remove board.
- 2.4.40. If there are more boards to test, insert board into backplane and turn power on.

- 2.4.41. In Xterm #1, type “stop_ao” and hit return.
- 2.4.42. In Xterm #1, type “start_ao” and hit return.
- 2.4.43. In Xterm #2, type “ic” and hit return.
- 2.4.44. In Xterm #3, type “sock_server” and hit return.
- 2.4.45. In Xterm #4, type “sock_client” and hit return.
- 2.4.46. In Xterm #5, type “xui” and hit return.
- 2.4.47. Repeat from step 2.4.24.


3 Schematic











Title		
Size	Number	Revision
B		
Date	28-Jan-2003	Sheet of
File:	E:\JEA\Counter Board\Gcg\count_rev2.DDB	Drawn By:














Title		
Size	Number	Revision
B		
Date	28-Jan-2003	Sheet of
File:	E:\EA\Counter Board\Gcg\count_rev2.DDB	Drawn By:

4 VHDL Code

4.1 Control Chip

```

1  --modified by Peter Onaka
2  -- This is the top level of the control chip for the counter Board.
3  --
4  --*****
5  -- Revision history
6  --
7  -- Date           Rev Eng           Description
8  -- -----
9  -- 11/30/02      1   RY           Initial File
10 -- 12/24/02      2   PMO          changed tristate signals
11 -- 12/27/02      3   PMO          added bp_reset to c6
12 -- 01/02/03      4   RY           changed unused Control lines to highZ instead of driving '0' a
13 --                                     commented out debug lines
14 -- 01/02/03      5   RY           swapped pins 42 and 43 in the control file because they are sw
15 --                                     on the board.
16 -- 01/02/03      6   RY           Changed polarity of clock for outputing address to counter chi
17 --                                     Counter chips clock Address in on rising edge so adress should
18 --                                     clocked out on falling edge.
19
20 library IEEE;
21 use IEEE.std_logic_1164.all;
22 use IEEE.std_logic_unsigned.all;
23
24 entity Control_Top is
25     port(
26         LED :                out std_logic_vector(3 downto 1);
27         SYSCLK:              in  STD_LOGIC;
28         --
29         -- backplane data bus and associated control signal
30         --
31         BPADDR:              in  std_logic_vector(7  downto 0);
32         BPCTRL:              in  std_logic_vector(15 downto 0);
33         BPD:                 out  std_logic_vector(15 downto 0);
34         BPD_L_TRISTATE:      out  std_logic;
35         BPD_H_TRISTATE:      out  std_logic;
36         bpd_h_dir:           out  std_logic;
37         bpd_l_dir:           out  std_logic;
38         bpaddr_dir:          out  std_logic;
39         bpaddr_tristate:     out  std_logic;
40         bpctrl_h_dir:        out  std_logic;
41         bpctrl_l_dir:        out  std_logic;
42         bpctrl_h_tristate:   out  std_logic;
43         bpctrl_l_tristate:   out  std_logic;
44         SW:                  in  std_logic_vector(7  downto 0);
45         --
46         -- internal bus
47         --
48         D:                   in  std_logic_vector(15 downto 0);
49         C:                   out  std_logic_vector(15 downto 0)
50     );
51 end Control_Top;
52
53 architecture Control_Top of Control_Top is
54     signal Addr_rising:      STD_LOGIC_VECTOR(7  downto 0); -- stores the address at the rising edge
55     signal Addr_Valid:       STD_LOGIC; -- Address is stable for 2 consectutive clock edges
56     signal Addr_Good:        STD_LOGIC; -- Address is on board
57 begin
58     -- constant signals
59     C(15 downto 8)  <= (others => 'Z');
60     bpd_h_dir <= '0';
61     bpd_l_dir <= '0';
62     bpaddr_dir <= '1';
63     bpaddr_tristate <= '0';
64     bpctrl_h_dir <= '0';
65     bpctrl_l_dir <= '1';
66     bpctrl_h_tristate <= '1';
67     bpctrl_l_tristate <= '0';
68     LED <= "000";
69
70     -- validate back plane address
71     valid_Addr : process(SYSCLK, Addr_rising, BPADDR)
72     begin
73         -- Store BP adress at rising clock edge for comparison to BP address at falling clock edge

```

```

74      -- Create half clock cycle delayed version of Addr_Valid
75      if (SYSCLK'event and SYSCLK = '1') then
76          Addr_rising <= BPADDR(7 downto 0);
77          if (Addr_rising = BPADDR) then
78              Addr_Valid <= '1';
79          else
80              Addr_Valid <= '0';
81          end if;
82      end if;
83      -- check if BP address is stable on falling clock edge
84  --  if (SYSCLK'event and SYSCLK = '0') then
85  --      -- if BP adress is stable then Addr_Valid = '1'
86  --      if (Addr_rising = BPADDR) then
87  --          Addr_Valid <= '1';
88  --      -- if BP address is NOT stable then Addr_Valid = '0'
89  --      else
90  --          Addr_Valid <= '0';
91  --      end if;
92  --  end if;
93  end process;
94
95  -- drive BP_Tristates when Address is valid and Upper Address matches SW[7:5]
96  -- Create Output Enable signal for Counter chips
97  control7 : process (Addr_Valid, Addr_Good)
98  begin
99      if (Addr_Valid = '1') and (Addr_Good = '1') then
100         C(7) <= '1';
101         BPD_L_TRISTATE <= '0'; -- was '1';
102         BPD_H_TRISTATE <= '0'; -- was '1';
103     else
104         C(7) <= '0';
105         BPD_L_TRISTATE <= '1'; --was '0';
106         BPD_H_TRISTATE <= '1'; --was '0';
107     end if;
108 end process;
109 -- DEBUG --
110 -- C(8) <= Addr_Valid;
111 -- C(9) <= Addr_Good;
112 -- END DEBUG --
113 -- missing reset signal PMO
114 C(6) <= BPCTRL(3);
115 -- Pass Data and phase directly out
116 BPD(15 downto 0) <= D(15 downto 0);
117 C(0) <= BPCTRL(1);
118
119 -- pass BP address to counter chips and set Addr_Good = '1' if it matches SW
120 -- else pass all ones and set Addr_Good = '0'
121 board_addr : process(SYSCLK, BPADDR, SW)
122 begin
123     if (SYSCLK'event and SYSCLK = '0') then
124         -- if BP address is on board then set address bits to BPAddr and Addr_Good = '1'
125         if (BPADDR(7 downto 5) = SW(7 downto 5)) then
126             C(5 downto 1) <= BPADDR(4 downto 0);
127             Addr_Good <= '1';
128         -- if BP address is not on board then set address bits to all ones and Addr_Good = '0'
129         else
130             C(5 downto 1) <= "11111";
131             Addr_Good <= '0';
132         end if;
133     end if;
134 end process;
135
136
137 end Control_Top;

```

```
1 ---
2 -- Digital to analog converter control lines
3 --
4 --
5 -- Bus Address control
6 --
7 Attribute PIN_NUMBERS of bpctrl_h_tristate is "3";
8 Attribute PIN_NUMBERS of bpd_l_tristate is "4";
9 Attribute PIN_NUMBERS of bpctrl_l_dir is "5";
10 --
11 -- Bus Data control
12 --
13 Attribute PIN_NUMBERS of bpctrl_l_tristate is "7";
14 Attribute PIN_NUMBERS of bpctrl_h_dir is "8";
15 Attribute PIN_NUMBERS of bpd_l_dir is "9";
16 --
17 -- Bus Ctrl signals
18 Attribute PIN_NUMBERS of bpctrl(0) is "11";
19 Attribute PIN_NUMBERS of bpctrl(1) is "12";
20 Attribute PIN_NUMBERS of bpctrl(2) is "13";
21 Attribute PIN_NUMBERS of bpctrl(3) is "14";
22 Attribute PIN_NUMBERS of bpctrl(4) is "15";
23 Attribute PIN_NUMBERS of bpctrl(5) is "16";
24 Attribute PIN_NUMBERS of bpctrl(6) is "17";
25 Attribute PIN_NUMBERS of bpctrl(7) is "18";
26 Attribute PIN_NUMBERS of bpctrl(8) is "23";
27 Attribute PIN_NUMBERS of bpctrl(9) is "24";
28 Attribute PIN_NUMBERS of bpctrl(10) is "25";
29 Attribute PIN_NUMBERS of bpctrl(11) is "26";
30 Attribute PIN_NUMBERS of bpctrl(12) is "27";
31 Attribute PIN_NUMBERS of bpctrl(13) is "28";
32 Attribute PIN_NUMBERS of bpctrl(14) is "29";
33 Attribute PIN_NUMBERS of bpctrl(15) is "30";
34 --
35 -- Power up pins attached to r/c timers
36 --
37 Attribute PIN_NUMBERS of SYSCLK is "19";
38 --
39 -- Bus address signals
40 --
41 Attribute PIN_NUMBERS of bpaddr(0) is "32";
42 Attribute PIN_NUMBERS of bpaddr(1) is "33";
43 Attribute PIN_NUMBERS of bpaddr(2) is "34";
44 Attribute PIN_NUMBERS of bpaddr(3) is "35";
45 Attribute PIN_NUMBERS of bpaddr(4) is "36";
46 Attribute PIN_NUMBERS of bpaddr(5) is "37";
47 Attribute PIN_NUMBERS of bpaddr(6) is "38";
48 Attribute PIN_NUMBERS of bpaddr(7) is "39";
49 --
50 --
51 -- Bus control control
52 --
53 Attribute PIN_NUMBERS of bpd_h_dir is "43";
54 Attribute PIN_NUMBERS of bpd_h_tristate is "42";
55 Attribute PIN_NUMBERS of bpaddr_tristate is "44";
56 Attribute PIN_NUMBERS of bpaddr_dir is "45";
57 --
58 -- Lines driving LED's
59 --
60 Attribute PIN_NUMBERS of led(1) is "47";
61 Attribute PIN_NUMBERS of led(2) is "48";
62 Attribute PIN_NUMBERS of led(3) is "49";
63 --
64 -- Address switch lines
65 --
66 Attribute PIN_NUMBERS of sw(3) is "51";
67 Attribute PIN_NUMBERS of sw(2) is "52";
68 Attribute PIN_NUMBERS of sw(1) is "53";
69 Attribute PIN_NUMBERS of sw(0) is "54";
70 Attribute PIN_NUMBERS of sw(7) is "55";
71 Attribute PIN_NUMBERS of sw(6) is "56";
72 Attribute PIN_NUMBERS of sw(5) is "57";
73 Attribute PIN_NUMBERS of sw(4) is "58";
```

```
74
75 Attribute PIN_NUMBERS of RESET_CNT is "78";
76
77 Attribute PIN_NUMBERS of c(0) is "98"; -- Not available on 192 version.
78 Attribute PIN_NUMBERS of c(1) is "103";
79 Attribute PIN_NUMBERS of c(2) is "104";
80 Attribute PIN_NUMBERS of c(3) is "105";
81 Attribute PIN_NUMBERS of c(4) is "106";
82 Attribute PIN_NUMBERS of c(5) is "107";
83 Attribute PIN_NUMBERS of c(6) is "108";
84 Attribute PIN_NUMBERS of c(7) is "109";
85 Attribute PIN_NUMBERS of c(8) is "110";
86 Attribute PIN_NUMBERS of c(9) is "112";
87 Attribute PIN_NUMBERS of c(10) is "113";
88 Attribute PIN_NUMBERS of c(11) is "114";
89 Attribute PIN_NUMBERS of c(12) is "115";
90 Attribute PIN_NUMBERS of c(13) is "117";
91 Attribute PIN_NUMBERS of c(14) is "118";
92 Attribute PIN_NUMBERS of c(15) is "119";
93
94 Attribute PIN_NUMBERS of d(15) is "122"; -- Not available on 192 version.
95 Attribute PIN_NUMBERS of d(14) is "123";
96 Attribute PIN_NUMBERS of d(13) is "124";
97 Attribute PIN_NUMBERS of d(12) is "125";
98 Attribute PIN_NUMBERS of d(11) is "126";
99 Attribute PIN_NUMBERS of d(10) is "127";
100 Attribute PIN_NUMBERS of d(9) is "128";
101 Attribute PIN_NUMBERS of d(8) is "129";
102 Attribute PIN_NUMBERS of d(7) is "131";
103 Attribute PIN_NUMBERS of d(6) is "132";
104 Attribute PIN_NUMBERS of d(5) is "133";
105 Attribute PIN_NUMBERS of d(4) is "134";
106 Attribute PIN_NUMBERS of d(3) is "135";
107 Attribute PIN_NUMBERS of d(2) is "136";
108 Attribute PIN_NUMBERS of d(1) is "137";
109 Attribute PIN_NUMBERS of d(0) is "138";
110
111 --
112 -- Bus data signals
113 --
114 Attribute PIN_NUMBERS of bpd(0) is "143";
115 Attribute PIN_NUMBERS of bpd(1) is "144";
116 Attribute PIN_NUMBERS of bpd(2) is "145";
117 Attribute PIN_NUMBERS of bpd(3) is "146";
118 Attribute PIN_NUMBERS of bpd(4) is "147";
119 Attribute PIN_NUMBERS of bpd(5) is "148";
120 Attribute PIN_NUMBERS of bpd(6) is "149";
121 Attribute PIN_NUMBERS of bpd(7) is "150";
122 Attribute PIN_NUMBERS of bpd(8) is "152";
123 Attribute PIN_NUMBERS of bpd(9) is "153";
124 Attribute PIN_NUMBERS of bpd(10) is "154";
125 Attribute PIN_NUMBERS of bpd(11) is "155";
126 Attribute PIN_NUMBERS of bpd(12) is "156";
127 Attribute PIN_NUMBERS of bpd(13) is "157";
128 Attribute PIN_NUMBERS of bpd(14) is "158";
129 Attribute PIN_NUMBERS of bpd(15) is "159";
130
131
132
133
134
```

4.2 Counter Chip

```

1  --
2  -- Counter Board Counter chip
3  --
4  -- *****
5  -- Revision history
6  --
7  -- Date          Rev Eng          Description
8  -- -----
9  -- 12/16/02      1   RY          Initial File
10 -- 12/27/02     2   PMO         changed reset polarity
11 -- 12/31/02     3   RY          OE does not rely on C(7)
12 -- 12/31/02     4   RY          added testpoint for output enable to pin 48
13 -- 12/31/02     5   RY          commented out everything that was added, should be same as Rev
14 -- 1/3/2002     7?  PMO         try to sync APD input, C(0) sync fixed problem
15 library IEEE;
16 use IEEE.std_logic_1164.all;
17
18 entity Counter is
19     port (
20         SYSCLK:          in STD_LOGIC;
21         C:               in STD_LOGIC_VECTOR(7 downto 0);
22         DCI:             in STD_LOGIC_VECTOR(2 downto 0);
23         COUNT_SIGNAL:    in STD_LOGIC_VECTOR(4 downto 1);
24         D:               out STD_LOGIC_VECTOR(15 downto 0);
25 -- debug
26         OUTEN:          out STD_LOGIC;
27 -- end debug
28         DCO:           out STD_LOGIC_VECTOR(2 downto 0)
29     );
30 end Counter;
31
32 architecture Counter of Counter is
33 -- signal TempCount:   STD_LOGIC_VECTOR(13 downto 0);
34 -- signal TempCount1:  STD_LOGIC_VECTOR(13 downto 0);
35 -- signal HighCountA:  STD_LOGIC_VECTOR(13 downto 0);
36 -- signal LowCountA:   STD_LOGIC_VECTOR(13 downto 0);
37 -- signal HighCountB:  STD_LOGIC_VECTOR(13 downto 0);
38 -- signal LowCountB:   STD_LOGIC_VECTOR(13 downto 0);
39 -- signal HighCountC:  STD_LOGIC_VECTOR(13 downto 0);
40 -- signal LowCountC:   STD_LOGIC_VECTOR(13 downto 0);
41 -- signal HighCountD:  STD_LOGIC_VECTOR(13 downto 0);
42 -- signal LowCountD:   STD_LOGIC_VECTOR(13 downto 0);
43 signal TempCount:     STD_LOGIC_VECTOR(14 downto 0);
44 signal TempCount1:    STD_LOGIC_VECTOR(14 downto 0);
45 signal HighCountA:    STD_LOGIC_VECTOR(14 downto 0);
46 signal LowCountA:     STD_LOGIC_VECTOR(14 downto 0);
47 signal HighCountB:    STD_LOGIC_VECTOR(14 downto 0);
48 signal LowCountB:     STD_LOGIC_VECTOR(14 downto 0);
49 signal HighCountC:    STD_LOGIC_VECTOR(14 downto 0);
50 signal LowCountC:     STD_LOGIC_VECTOR(14 downto 0);
51 signal HighCountD:    STD_LOGIC_VECTOR(14 downto 0);
52 signal LowCountD:     STD_LOGIC_VECTOR(14 downto 0);
53 signal Pre_Out_En:    STD_LOGIC;
54 signal Output_En:    STD_LOGIC;
55 signal Phase_Not:    STD_LOGIC;
56 signal Reset_Low:    STD_LOGIC;
57 signal Reset_High:   STD_LOGIC;
58 signal pulse_out1:   STD_LOGIC; --PMO
59 signal sync_out1:    STD_LOGIC; --PMO
60 signal pulse_out2:   STD_LOGIC; --PMO
61 signal sync_out2:    STD_LOGIC; --PMO
62 signal pulse_out3:   STD_LOGIC; --PMO
63 signal sync_out3:    STD_LOGIC; --PMO
64 signal pulse_out4:   STD_LOGIC; --PMO
65 signal sync_out4:    STD_LOGIC; --PMO
66 signal C0_sync:      STD_LOGIC; --PMO
67 signal COUNT_SIG1:   STD_LOGIC; --PMO
68 signal COUNT_SIG2:   STD_LOGIC; --PMO
69 signal COUNT_SIG3:   STD_LOGIC; --PMO
70 signal COUNT_SIG4:   STD_LOGIC; --PMO
71 signal c6_sync:      STD_LOGIC; --PMO
72
73 -- instantiate sync_Counter

```

```

74
75 component sync_Counter -- is
76     port (
77         RESET:      in STD_LOGIC;
78         COUNT_EN:   in STD_LOGIC;
79         D_IN:       in STD_LOGIC;
80         clk:        in STD_LOGIC;
81 --         COUNT_OUT: out STD_LOGIC_VECTOR(13 downto 0)
82         COUNT_OUT:  out STD_LOGIC_VECTOR(14 downto 0)
83     );
84 end component; --sync_Counter;
85
86 begin
87
88     sync_phase : process (SYSCLK)
89     begin
90     if (SYSCLK'event and SYSCLK = '1') then
91         C0_sync <= C(0);
92         c6_sync <= C(6);
93     end if;
94     end process;
95
96     Phase_Not    <= not(C0_sync);
97     Reset_High   <= c6_sync and Phase_Not;
98     Reset_Low    <= c6_sync and C0_sync;
99 -- Reset_High   <= C(6) and Phase_Not;
100 -- Reset_Low    <= C(6) and C0_sync;
101 -- create inverted phase, reset
102
103
104     addr_decode : process
105     begin
106         -- if upper address bits match DCI then output data
107         if (C(5 downto 3) = DCI(2 downto 0)) then
108             -- select which count to output
109             case (C(2 downto 1)) is
110                 when "00" =>
111                     if C0_sync = '0' then
112                         TempCount <= HighCountA;
113                     else
114                         TempCount <= LowCountA;
115                     end if;
116                 when "01" =>
117                     if C0_sync = '0' then
118                         TempCount <= HighCountB;
119                     else
120                         TempCount <= LowCountB;
121                     end if;
122                 when "10" =>
123                     if C0_sync = '0' then
124                         TempCount <= HighCountC;
125                     else
126                         TempCount <= LowCountC;
127                     end if;
128                 when "11" =>
129                     if C0_sync = '0' then
130                         TempCount <= HighCountD;
131                     else
132                         TempCount <= LowCountD;
133                     end if;
134                 when others =>
135                     end case;
136             end if;
137         end process;
138
139
140     next_addr : process (DCI)
141     begin
142         case (DCI(2 downto 0)) is
143             -- '000' next address '001'
144             when "000" => DCO(2 downto 0) <= "001";
145             -- '001' next address '010'
146             when "001" => DCO(2 downto 0) <= "010";

```

```

147         -- '010' next address '011'
148         when "010" => DCO(2 downto 0) <= "011";
149         -- '011' next address '100'
150         when "011" => DCO(2 downto 0) <= "100";
151         -- '100' next address '101'
152         when "100" => DCO(2 downto 0) <= "101";
153         when others => DCO(2 downto 0) <= "000";
154     end case;
155 end process;
156
157 -- First Counter
158 counterhighA : sync_Counter
159     port map(
160         RESET          => Reset_High,
161         COUNT_EN       => C0_sync,
162         D_IN          => sync_out1,
163         clk            => SYSCLK,
164         COUNT_OUT     => HighCountA
165     );
166 counterlowA : sync_Counter
167     port map(
168         RESET          => Reset_Low,
169         COUNT_EN       => Phase_Not,
170         D_IN          => sync_out1,
171         clk            => SYSCLK,
172         COUNT_OUT     => LowCountA
173     );
174 -- End First Counter
175
176 -- Second Counter
177 counterhighB : sync_Counter
178     port map(
179         RESET          => Reset_High,
180         COUNT_EN       => C0_sync,
181         D_IN          => sync_out2,
182         clk            => SYSCLK,
183         COUNT_OUT     => HighCountB
184     );
185 counterlowB : sync_Counter
186     port map(
187         RESET          => Reset_Low,
188         COUNT_EN       => Phase_Not,
189         D_IN          => sync_out2,
190         clk            => SYSCLK,
191         COUNT_OUT     => LowCountB
192     );
193 -- End Second Counter
194
195 -- Third Counter
196 counterhighC : sync_Counter
197     port map(
198         RESET          => Reset_High,
199         COUNT_EN       => C0_sync,
200         D_IN          => sync_out3,
201         clk            => SYSCLK,
202         COUNT_OUT     => HighCountC
203     );
204 counterlowC : sync_Counter
205     port map(
206         RESET          => Reset_Low,
207         COUNT_EN       => Phase_Not,
208         D_IN          => sync_out3,
209         clk            => SYSCLK,
210         COUNT_OUT     => LowCountC
211     );
212 -- End Third Counter
213
214 -- Fourth Counter
215 counterhighD : sync_Counter
216     port map(
217         RESET          => Reset_High,
218         COUNT_EN       => C0_sync,
219         D_IN          => sync_out4,

```

```

220         clk      => SYSCLK,
221         COUNT_OUT => HighCountD
222     );
223     counterlowD : sync_Counter
224     port map(
225         RESET      => Reset_Low,
226         COUNT_EN   => Phase_Not,
227         D_IN       => sync_out4,
228         clk        => SYSCLK,
229         COUNT_OUT  => LowCountD
230     );
231     -- End Fourth Counter
232
233 -- APD sync
234 -- invert COUNT_SIGNAL# s
235     COUNT_SIG1 <= not COUNT_SIGNAL(1);
236     COUNT_SIG2 <= not COUNT_SIGNAL(2);
237     COUNT_SIG3 <= not COUNT_SIGNAL(3);
238     COUNT_SIG4 <= not COUNT_SIGNAL(4);
239
240 -- pulse_APD1 : process (sysclk,COUNT_SIGNAL(1),sync_out1)
241 pulse_APD1 : process (sysclk,COUNT_SIG1,sync_out1)
242     begin
243     if (COUNT_SIG1 = '1') then
244     --     if (COUNT_SIGNAL(1) = '0') then
245         pulse_out1 <= '1';
246     elsif (sync_out1 = '1') then
247         pulse_out1 <= '0';
248     elsif (SYSCLK'event and SYSCLK = '1') then
249         if (sync_out1 = '1') then
250             pulse_out1 <= '0';
251         end if;
252     end if;
253     end process;
254
255     sync1 : process (SYSCLK,pulse_out1)
256     begin
257         if (SYSCLK'event and SYSCLK = '1') then
258             sync_out1 <= pulse_out1;
259         end if;
260     end process;
261
262
263 -- pulse_APD2 : process (SYSCLK,COUNT_SIGNAL(2),sync_out2)
264 pulse_APD2 : process (SYSCLK,COUNT_SIG2,sync_out2)
265     begin
266     if (COUNT_SIG2 = '1') then
267     --     if (COUNT_SIGNAL(2) = '0') then
268         pulse_out2 <= '1';
269     elsif (sync_out2 = '1') then
270         pulse_out2 <= '0';
271     elsif (SYSCLK'event and SYSCLK = '1') then
272         if (sync_out2 = '1') then
273             pulse_out2 <= '0';
274         end if;
275     end if;
276     end process;
277
278     sync2 : process (SYSCLK,pulse_out2)
279     begin
280         if (SYSCLK'event and SYSCLK = '1') then
281             sync_out2 <= pulse_out2;
282         end if;
283     end process;
284
285
286 -- pulse_APD3 : process (SYSCLK,COUNT_SIGNAL(3),sync_out3)
287 pulse_APD3 : process (SYSCLK,COUNT_SIG3,sync_out3)
288     begin
289     if (COUNT_SIG3 = '1') then
290     --     if (COUNT_SIGNAL(3) = '0') then
291         pulse_out3 <= '1';
292     elsif (sync_out3 = '1') then

```

```

293     pulse_out3 <= '0';
294     elsif (SYSCLK'event and SYSCLK = '1') then
295         if (sync_out3 = '1') then
296             pulse_out3 <= '0';
297         end if;
298     end if;
299 end process;
300
301 sync3 : process (SYSCLK,pulse_out3)
302 begin
303     if (SYSCLK'event and SYSCLK = '1') then
304         sync_out3 <= pulse_out3;
305     end if;
306 end process;
307
308
309 -- pulse_APD4 : process (SYSCLK,COUNT_SIGNAL(4),sync_out4)
310 pulse_APD4 : process (SYSCLK,COUNT_SIG4,sync_out4)
311 begin
312 if (COUNT_SIG4 = '1') then
313 -- if (COUNT_SIGNAL(4) = '0') then
314     pulse_out4 <= '1';
315     elsif (sync_out4 = '1') then
316         pulse_out4 <= '0';
317     elsif (SYSCLK'event and SYSCLK = '1') then
318         if (sync_out4 = '1') then
319             pulse_out4 <= '0';
320         end if;
321     end if;
322 end process;
323
324 sync4 : process (SYSCLK,pulse_out4)
325 begin
326     if (SYSCLK'event and SYSCLK = '1') then
327         sync_out4 <= pulse_out4;
328     end if;
329 end process;
330
331 -- Register TempCount to make it fit
332 reg_count : process (SYSCLK)
333 begin
334     if (SYSCLK'event and SYSCLK = '1') then
335         TempCount1 <= TempCount;
336     end if;
337 end process;
338
339 -- If C[5:1] matches DCI[2:0] and Output_En = '1' drive outputs
340 -- else set outputs to HighZ
341 -- D(13 downto 0) <= TempCount1(13 downto 0) when (DCI(2 downto 0) = C(5 downto 3)) else (others
342 -- D(15 downto 14) <= "00" when (DCI(2 downto 0) = C(5 downto 3)) else (others => 'Z');
343 D(14 downto 0) <= TempCount1(14 downto 0) when (DCI(2 downto 0) = C(5 downto 3)) else (others =>
344 D(15) <= '0' when (DCI(2 downto 0) = C(5 downto 3)) else ('Z');
345
346 OUTEN <= sync_out2;
347 -- debug
348 -- OUTEN <= '1' when (DCI(2 downto 0) = C(5 downto 3)) else '0';
349 -- end debug
350 end Counter;

```

```
1 --
2 -- This is a 16-bit asynchronous counter w/ count enable and reset
3 --
4 -- *****
5 -- Revision history
6 --
7 -- Date          Rev Eng          Description
8 -- -----
9 -- 12/16/02     1   RY           Initial File
10 -- 1/3/03      2   PMO          change counter 13bit to fit
11 -- 1/6/03      3   PMO          sync counter
12
13 library IEEE;
14 use IEEE.std_logic_1164.all;
15 use IEEE.std_logic_unsigned.all;
16
17 entity sync_Counter is
18     port (
19         RESET:    in STD_LOGIC;
20         COUNT_EN: in STD_LOGIC;
21         D_IN:     in STD_LOGIC;
22         clk:      in STD_LOGIC;
23 --         COUNT_OUT: out STD_LOGIC_VECTOR(13 downto 0)
24         COUNT_OUT: out STD_LOGIC_VECTOR(14 downto 0)
25     );
26 end sync_Counter;
27
28 architecture sync_Counter of sync_Counter is
29 --     signal TempCount: STD_LOGIC_VECTOR(13 downto 0);
30 --     signal TempCount: STD_LOGIC_VECTOR(11 downto 0);
31 begin
32     count : process (clk,D_IN, COUNT_EN, RESET)
33     begin
34         if ((RESET = '1')) then
35             COUNT_OUT <= (others => '0');
36 --         TempCount <= (others => '0');
37         elsif (clk'event and clk = '1') then
38 --         elsif (D_IN'event and D_IN = '1') then
39             if (COUNT_EN = '1' and D_IN = '1') then
40 --                 TempCount <= TempCount + 1;
41                 COUNT_OUT <= COUNT_OUT +1;
42             end if;
43         end if;
44     end process;
45
46 --     COUNT_OUT <= TempCount;
47 end sync_Counter;
```

```
1 Attribute PIN_NUMBERS of DCO(0) is "2";
2 Attribute PIN_NUMBERS of DCO(1) is "3";
3 Attribute PIN_NUMBERS of DCO(2) is "4";
4 Attribute PIN_NUMBERS of DCO(3) is "5";
5 Attribute PIN_NUMBERS of DCO(4) is "7";
6 Attribute PIN_NUMBERS of DCO(5) is "8";
7 Attribute PIN_NUMBERS of DCO(6) is "9";
8 Attribute PIN_NUMBERS of DCO(7) is "11";
9 Attribute PIN_NUMBERS of DCO(8) is "12";
10 Attribute PIN_NUMBERS of DCO(9) is "13";
11 Attribute PIN_NUMBERS of DCO(10) is "14";
12 Attribute PIN_NUMBERS of DCO(11) is "15";
13 Attribute PIN_NUMBERS of DCO(12) is "16";
14 Attribute PIN_NUMBERS of DCO(13) is "17";
15 Attribute PIN_NUMBERS of DCO(14) is "18";
16
17 Attribute PIN_NUMBERS of SYSCLK is "19";
18 Attribute PIN_NUMBERS of COUNT_SIGNAL(1) is "23";
19 Attribute PIN_NUMBERS of COUNT_SIGNAL(2) is "24";
20
21 Attribute PIN_NUMBERS of OUTEN is "42";
22 -- Attribute PIN_NUMBERS of RESET_CNT is "78";
23
24 Attribute PIN_NUMBERS of DCI(0) is "119";
25 Attribute PIN_NUMBERS of DCI(1) is "118";
26 Attribute PIN_NUMBERS of DCI(2) is "117";
27 Attribute PIN_NUMBERS of DCI(3) is "115";
28 Attribute PIN_NUMBERS of DCI(4) is "114";
29 Attribute PIN_NUMBERS of DCI(5) is "113";
30 Attribute PIN_NUMBERS of DCI(6) is "112";
31 Attribute PIN_NUMBERS of DCI(7) is "110";
32 Attribute PIN_NUMBERS of DCI(8) is "109";
33 Attribute PIN_NUMBERS of DCI(9) is "108";
34 Attribute PIN_NUMBERS of DCI(10) is "107";
35 Attribute PIN_NUMBERS of DCI(11) is "106";
36 Attribute PIN_NUMBERS of DCI(12) is "105";
37 Attribute PIN_NUMBERS of DCI(13) is "104";
38 Attribute PIN_NUMBERS of DCI(14) is "103";
39
40 Attribute PIN_NUMBERS of COUNT_SIGNAL(4) is "98";
41 Attribute PIN_NUMBERS of COUNT_SIGNAL(3) is "97";
42
43 Attribute PIN_NUMBERS of D(0) is "138";
44 Attribute PIN_NUMBERS of D(1) is "137";
45 Attribute PIN_NUMBERS of D(2) is "136";
46 Attribute PIN_NUMBERS of D(3) is "135";
47 Attribute PIN_NUMBERS of D(4) is "134";
48 Attribute PIN_NUMBERS of D(5) is "133";
49 Attribute PIN_NUMBERS of D(6) is "132";
50 Attribute PIN_NUMBERS of D(7) is "131";
51 Attribute PIN_NUMBERS of D(8) is "129";
52 Attribute PIN_NUMBERS of D(9) is "128";
53 Attribute PIN_NUMBERS of D(10) is "127";
54 Attribute PIN_NUMBERS of D(11) is "126";
55 Attribute PIN_NUMBERS of D(12) is "125";
56 Attribute PIN_NUMBERS of D(13) is "124";
57 Attribute PIN_NUMBERS of D(14) is "123";
58 Attribute PIN_NUMBERS of D(15) is "122";
59
60 Attribute PIN_NUMBERS of C(0) is "159";
61 Attribute PIN_NUMBERS of C(1) is "158";
62 Attribute PIN_NUMBERS of C(2) is "157";
63 Attribute PIN_NUMBERS of C(3) is "156";
64 Attribute PIN_NUMBERS of C(4) is "155";
65 Attribute PIN_NUMBERS of C(5) is "154";
66 Attribute PIN_NUMBERS of C(6) is "153";
67 Attribute PIN_NUMBERS of C(7) is "152";
68 Attribute PIN_NUMBERS of C(8) is "150";
69 Attribute PIN_NUMBERS of C(9) is "149";
70 Attribute PIN_NUMBERS of C(10) is "148";
71 Attribute PIN_NUMBERS of C(11) is "147";
72 Attribute PIN_NUMBERS of C(12) is "146";
73 Attribute PIN_NUMBERS of C(13) is "145";
```

```
74 Attribute PIN_NUMBERS of C(14) is "144";  
75 Attribute PIN_NUMBERS of C(15) is "143";  
76  
77 --DEBUG  
78 --Attribute PIN_NUMBERS of OUTEN is "48";  
79 --END DEBUG
```

4.3 Test Control Chip

```

1  --
2  -- Pulse Generator
3  -- This is a test chip for the Counter boards. It creates 1 pulse
4  -- every X clock pulses. Where X is the value that read from the
5  -- C[7:0]. Note: value is a binary value
6  --
7  -- *****
8  -- Revision history
9  --
10 -- Date          Rev Eng          Description
11 -- -----          - ----- -----
12 -- 01/13/02      1   RY          Initial File
13 --
14
15 library IEEE;
16 use IEEE.std_logic_1164.all;
17 use IEEE.std_logic_unsigned.all;
18
19 entity PulseGenControl is
20     port(
21         LED :                out std_logic_vector(3 downto 1);
22         SYSCLK:              in STD_LOGIC;
23         --
24         -- backplane data bus and associated control signal
25         --
26 --     BPADDR:                in std_logic_vector(7 downto 0);
27         BPCTRL:              in std_logic_vector(8 downto 0);
28 --     BPCTRL:              in std_logic_vector(15 downto 0);
29 --     BPD:                  out std_logic_vector(15 downto 0);
30         BPD_L_TRISTATE:      out std_logic;
31         BPD_H_TRISTATE:      out std_logic;
32         bpd_h_dir:           out std_logic;
33         bpd_l_dir:           out std_logic;
34         bpaddr_dir:          out std_logic;
35         bpaddr_tristate:     out std_logic;
36         bpctrl_h_dir:        out std_logic;
37         bpctrl_l_dir:        out std_logic;
38         bpctrl_h_tristate:   out std_logic;
39         bpctrl_l_tristate:   out std_logic;
40         SW:                  in std_logic_vector(7 downto 0);
41         --
42         -- internal bus
43         --
44 --     D:                    in std_logic_vector(15 downto 0);
45         C:                   out std_logic_vector(15 downto 0)
46     );
47 end PulseGenControl;
48
49 architecture PulseGenControl of PulseGenControl is
50 begin
51     -- constant signals
52     C(15 downto 9) <= (others => 'Z');
53     bpd_h_dir <= '0';
54     bpd_l_dir <= '0';
55     bpaddr_dir <= '1';
56     bpaddr_tristate <= '0';
57     bpctrl_h_dir <= '0';
58     bpctrl_l_dir <= '1';
59     bpctrl_h_tristate <= '1';
60     bpctrl_l_tristate <= '0';
61     BPD_L_TRISTATE <= '1';
62     BPD_H_TRISTATE <= '1';
63     LED(3 downto 2) <= "00";
64
65     Control : process(SYSCLK, BPCTRL(1), SW)
66     begin
67         if (SYSCLK'event and SYSCLK = '1') then
68             C(0) <= BPCTRL(1);
69             C(8 downto 1) <= SW;
70             LED(1) <= BPCTRL(1);
71         end if;
72     end process;
73

```

74

75 **end** PulseGenControl;

```

1 ---
2 -- Digital to analog converter control lines
3 --
4 --
5 -- Bus Address control
6 --
7 Attribute PIN_NUMBERS of bpctrl_h_tristate is "3";
8 Attribute PIN_NUMBERS of bpd_l_tristate is "4";
9 Attribute PIN_NUMBERS of bpctrl_l_dir is "5";
10 --
11 -- Bus Data control
12 --
13 Attribute PIN_NUMBERS of bpctrl_l_tristate is "7";
14 Attribute PIN_NUMBERS of bpctrl_h_dir is "8";
15 Attribute PIN_NUMBERS of bpd_l_dir is "9";
16 --
17 -- Bus Ctrl signals
18 Attribute PIN_NUMBERS of bpctrl(0) is "11";
19 Attribute PIN_NUMBERS of bpctrl(1) is "12";
20 Attribute PIN_NUMBERS of bpctrl(2) is "13";
21 Attribute PIN_NUMBERS of bpctrl(3) is "14";
22 Attribute PIN_NUMBERS of bpctrl(4) is "15";
23 Attribute PIN_NUMBERS of bpctrl(5) is "16";
24 Attribute PIN_NUMBERS of bpctrl(6) is "17";
25 Attribute PIN_NUMBERS of bpctrl(7) is "18";
26 Attribute PIN_NUMBERS of bpctrl(8) is "23";
27 Attribute PIN_NUMBERS of bpctrl(9) is "24";
28 Attribute PIN_NUMBERS of bpctrl(10) is "25";
29 Attribute PIN_NUMBERS of bpctrl(11) is "26";
30 Attribute PIN_NUMBERS of bpctrl(12) is "27";
31 Attribute PIN_NUMBERS of bpctrl(13) is "28";
32 Attribute PIN_NUMBERS of bpctrl(14) is "29";
33 Attribute PIN_NUMBERS of bpctrl(15) is "30";
34 --
35 -- Power up pins attached to r/c timers
36 --
37 Attribute PIN_NUMBERS of SYSCLK is "19";
38 --
39 -- Bus address signals
40 --
41 Attribute PIN_NUMBERS of bpaddr(0) is "32";
42 Attribute PIN_NUMBERS of bpaddr(1) is "33";
43 Attribute PIN_NUMBERS of bpaddr(2) is "34";
44 Attribute PIN_NUMBERS of bpaddr(3) is "35";
45 Attribute PIN_NUMBERS of bpaddr(4) is "36";
46 Attribute PIN_NUMBERS of bpaddr(5) is "37";
47 Attribute PIN_NUMBERS of bpaddr(6) is "38";
48 Attribute PIN_NUMBERS of bpaddr(7) is "39";
49 --
50 --
51 -- Bus control control
52 --
53 Attribute PIN_NUMBERS of bpd_h_dir is "43";
54 Attribute PIN_NUMBERS of bpd_h_tristate is "42";
55 Attribute PIN_NUMBERS of bpaddr_tristate is "44";
56 Attribute PIN_NUMBERS of bpaddr_dir is "45";
57 --
58 -- Lines driving LED's
59 --
60 Attribute PIN_NUMBERS of led(1) is "47";
61 Attribute PIN_NUMBERS of led(2) is "48";
62 Attribute PIN_NUMBERS of led(3) is "49";
63 --
64 -- Address switch lines
65 --
66 Attribute PIN_NUMBERS of sw(3) is "51";
67 Attribute PIN_NUMBERS of sw(2) is "52";
68 Attribute PIN_NUMBERS of sw(1) is "53";
69 Attribute PIN_NUMBERS of sw(0) is "54";
70 Attribute PIN_NUMBERS of sw(7) is "55";
71 Attribute PIN_NUMBERS of sw(6) is "56";
72 Attribute PIN_NUMBERS of sw(5) is "57";
73 Attribute PIN_NUMBERS of sw(4) is "58";
74 --
75 Attribute PIN_NUMBERS of RESET_CNT is "78";

```

```

76
77 Attribute PIN_NUMBERS of c(0) is "98"; -- Not available on 192 version.
78 Attribute PIN_NUMBERS of c(1) is "103";
79 Attribute PIN_NUMBERS of c(2) is "104";
80 Attribute PIN_NUMBERS of c(3) is "105";
81 Attribute PIN_NUMBERS of c(4) is "106";
82 Attribute PIN_NUMBERS of c(5) is "107";
83 Attribute PIN_NUMBERS of c(6) is "108";
84 Attribute PIN_NUMBERS of c(7) is "109";
85 Attribute PIN_NUMBERS of c(8) is "110";
86 Attribute PIN_NUMBERS of c(9) is "112";
87 Attribute PIN_NUMBERS of c(10) is "113";
88 Attribute PIN_NUMBERS of c(11) is "114";
89 Attribute PIN_NUMBERS of c(12) is "115";
90 Attribute PIN_NUMBERS of c(13) is "117";
91 Attribute PIN_NUMBERS of c(14) is "118";
92 Attribute PIN_NUMBERS of c(15) is "119";
93
94 Attribute PIN_NUMBERS of d(15) is "122"; -- Not available on 192 version.
95 Attribute PIN_NUMBERS of d(14) is "123";
96 Attribute PIN_NUMBERS of d(13) is "124";
97 Attribute PIN_NUMBERS of d(12) is "125";
98 Attribute PIN_NUMBERS of d(11) is "126";
99 Attribute PIN_NUMBERS of d(10) is "127";
100 Attribute PIN_NUMBERS of d(9) is "128";
101 Attribute PIN_NUMBERS of d(8) is "129";
102 Attribute PIN_NUMBERS of d(7) is "131";
103 Attribute PIN_NUMBERS of d(6) is "132";
104 Attribute PIN_NUMBERS of d(5) is "133";
105 Attribute PIN_NUMBERS of d(4) is "134";
106 Attribute PIN_NUMBERS of d(3) is "135";
107 Attribute PIN_NUMBERS of d(2) is "136";
108 Attribute PIN_NUMBERS of d(1) is "137";
109 Attribute PIN_NUMBERS of d(0) is "138";
110
111 --
112 -- Bus data signals
113 --
114 Attribute PIN_NUMBERS of bpd(0) is "143";
115 Attribute PIN_NUMBERS of bpd(1) is "144";
116 Attribute PIN_NUMBERS of bpd(2) is "145";
117 Attribute PIN_NUMBERS of bpd(3) is "146";
118 Attribute PIN_NUMBERS of bpd(4) is "147";
119 Attribute PIN_NUMBERS of bpd(5) is "148";
120 Attribute PIN_NUMBERS of bpd(6) is "149";
121 Attribute PIN_NUMBERS of bpd(7) is "150";
122 Attribute PIN_NUMBERS of bpd(8) is "152";
123 Attribute PIN_NUMBERS of bpd(9) is "153";
124 Attribute PIN_NUMBERS of bpd(10) is "154";
125 Attribute PIN_NUMBERS of bpd(11) is "155";
126 Attribute PIN_NUMBERS of bpd(12) is "156";
127 Attribute PIN_NUMBERS of bpd(13) is "157";
128 Attribute PIN_NUMBERS of bpd(14) is "158";
129 Attribute PIN_NUMBERS of bpd(15) is "159";
130
131
132
133
134

```

4.4 Test Counter Chip

```

1  --
2  --  Pulse Generator
3  --  This is a test chip for the Counter boards.  It creates 1 pulse
4  --  every X clock pulses.  Where X is the value that read from the
5  --  C[7:0].  Note:  value is a binary value
6  --
7  --  *****
8  --  Revision history
9  --
10 --  Date          Rev Eng          Description
11 --  -----          -
12 --  12/16/02      1   RY           Initial File
13 --
14
15 library IEEE;
16 use IEEE.std_logic_1164.all;
17 use IEEE.std_logic_unsigned.all;
18
19 entity PulseGen is
20     port (
21         SYSCLK:          in STD_LOGIC;
22         C:               in STD_LOGIC_VECTOR(8 downto 0);
23         PULSE_OUT:      out STD_LOGIC_VECTOR(4 downto 1);
24         D:               out STD_LOGIC_VECTOR(15 downto 0);
25         DCI:             in STD_LOGIC_VECTOR(14 downto 0);
26         DCO:             out STD_LOGIC_VECTOR(14 downto 0)
27     );
28 end PulseGen;
29
30 architecture PulseGen of PulseGen is
31     signal count:        STD_LOGIC_VECTOR(15 downto 0):=(others => '0');
32     signal pulse:        STD_LOGIC;
33     signal max_count:    STD_LOGIC_VECTOR(15 downto 0);
34 begin
35     MaxCount : process (SYSCLK, C(5 downto 1))
36     begin
37         if (SYSCLK'event and SYSCLK = '1') then
38             -- NOTE: C(5 downto 1) coresponds to SW(5 downto 1)
39             case (C(5 downto 1)) is
40                 when "00000" => max_count <= x"0002";
41                 when "00001" => max_count <= x"0004";
42                 when "00010" => max_count <= x"0008";
43                 when "00011" => max_count <= x"0010";
44                 when "00100" => max_count <= x"0020";
45                 when "00101" => max_count <= x"0040";
46                 when "00110" => max_count <= x"0080";
47                 when "00111" => max_count <= x"0100";
48                 when "01000" => max_count <= x"0200";
49                 when "01001" => max_count <= x"0400";
50                 when "01010" => max_count <= x"0800";
51                 when "01011" => max_count <= x"1000";
52                 when "01100" => max_count <= x"2000";
53                 when "01101" => max_count <= x"4000";
54                 when "01110" => max_count <= x"8000";
55                 when "01111" => max_count <= x"FFFF";
56                 when others => max_count <= x"0003";
57             end case;
58         end if;
59     end process;
60
61     -- Count until counter hits value on C then create pulse and reset counter
62     Counter : process (SYSCLK, C)
63     begin
64         if (SYSCLK'event and SYSCLK = '1') then
65             if (count = max_count)then
66                 pulse <= '1';
67                 count <= (others => '0');
68                 -- write value of count to DCO for debugging
69                 DCO(13 downto 0) <= count(13 downto 0);
70             else
71                 pulse <= '0';
72                 count <= count + 1;
73                 -- write value of count to DCO for debugging

```

```
74         DCO(13 downto 0) <= count(13 downto 0);
75     end if;
76 end if;
77 end process;
78
79 -- for debugging, route clock signal to DCO(14)
80 DCO(14) <= SYSCLK;
81
82 Output : process (SYSCLK, C(8 downto 6))
83 begin
84     if (SYSCLK'event and SYSCLK = '1') then
85         -- NOTE: C(58 downto 6) corresponds to SW(8 downto 6)
86         case (C(8 downto 6)) is
87             -- No Counts - All zeros
88             when "000" =>
89                 PULSE_OUT(1) <= '0';
90                 PULSE_OUT(2) <= '0';
91                 PULSE_OUT(3) <= '0';
92                 PULSE_OUT(4) <= '0';
93             -- Low Counts ONLY
94             when "001" =>
95                 if (C(0)='0') then
96                     PULSE_OUT(1) <= pulse;
97                     PULSE_OUT(2) <= pulse;
98                     PULSE_OUT(3) <= pulse;
99                     PULSE_OUT(4) <= pulse;
100                else
101                    PULSE_OUT(1) <= '0';
102                    PULSE_OUT(2) <= '0';
103                    PULSE_OUT(3) <= '0';
104                    PULSE_OUT(4) <= '0';
105                end if;
106             -- High Counts ONLY
107             when "010" =>
108                 if (C(0)='1') then
109                     PULSE_OUT(1) <= pulse;
110                     PULSE_OUT(2) <= pulse;
111                     PULSE_OUT(3) <= pulse;
112                     PULSE_OUT(4) <= pulse;
113                else
114                    PULSE_OUT(1) <= '0';
115                    PULSE_OUT(2) <= '0';
116                    PULSE_OUT(3) <= '0';
117                    PULSE_OUT(4) <= '0';
118                end if;
119             -- Count ALL
120             when "011" =>
121                 PULSE_OUT(1) <= pulse;
122                 PULSE_OUT(2) <= pulse;
123                 PULSE_OUT(3) <= pulse;
124                 PULSE_OUT(4) <= pulse;
125             when others =>
126                 PULSE_OUT(1) <= pulse;
127                 PULSE_OUT(2) <= pulse;
128                 PULSE_OUT(3) <= pulse;
129                 PULSE_OUT(4) <= pulse;
130         end case;
131     end if;
132 end process;
133 end PulseGen;
```

```

1 Attribute PIN_NUMBERS of DCO(0) is "2";
2 Attribute PIN_NUMBERS of DCO(1) is "3";
3 Attribute PIN_NUMBERS of DCO(2) is "4";
4 Attribute PIN_NUMBERS of DCO(3) is "5";
5 Attribute PIN_NUMBERS of DCO(4) is "7";
6 Attribute PIN_NUMBERS of DCO(5) is "8";
7 Attribute PIN_NUMBERS of DCO(6) is "9";
8 Attribute PIN_NUMBERS of DCO(7) is "11";
9 Attribute PIN_NUMBERS of DCO(8) is "12";
10 Attribute PIN_NUMBERS of DCO(9) is "13";
11 Attribute PIN_NUMBERS of DCO(10) is "14";
12 Attribute PIN_NUMBERS of DCO(11) is "15";
13 Attribute PIN_NUMBERS of DCO(12) is "16";
14 Attribute PIN_NUMBERS of DCO(13) is "17";
15 Attribute PIN_NUMBERS of DCO(14) is "18";
16
17 Attribute PIN_NUMBERS of SYSCLK is "19";
18 Attribute PIN_NUMBERS of PULSE_OUT(1) is "23";
19 Attribute PIN_NUMBERS of PULSE_OUT(2) is "24";
20
21 -- Attribute PIN_NUMBERS of RESET_CNT is "78";
22
23 Attribute PIN_NUMBERS of DCI(0) is "119";
24 Attribute PIN_NUMBERS of DCI(1) is "118";
25 Attribute PIN_NUMBERS of DCI(2) is "117";
26 Attribute PIN_NUMBERS of DCI(3) is "115";
27 Attribute PIN_NUMBERS of DCI(4) is "114";
28 Attribute PIN_NUMBERS of DCI(5) is "113";
29 Attribute PIN_NUMBERS of DCI(6) is "112";
30 Attribute PIN_NUMBERS of DCI(7) is "110";
31 Attribute PIN_NUMBERS of DCI(8) is "109";
32 Attribute PIN_NUMBERS of DCI(9) is "108";
33 Attribute PIN_NUMBERS of DCI(10) is "107";
34 Attribute PIN_NUMBERS of DCI(11) is "106";
35 Attribute PIN_NUMBERS of DCI(12) is "105";
36 Attribute PIN_NUMBERS of DCI(13) is "104";
37 Attribute PIN_NUMBERS of DCI(14) is "103";
38
39 Attribute PIN_NUMBERS of PULSE_OUT(4) is "98";
40 Attribute PIN_NUMBERS of PULSE_OUT(3) is "97";
41
42 Attribute PIN_NUMBERS of D(0) is "138";
43 Attribute PIN_NUMBERS of D(1) is "137";
44 Attribute PIN_NUMBERS of D(2) is "136";
45 Attribute PIN_NUMBERS of D(3) is "135";
46 Attribute PIN_NUMBERS of D(4) is "134";
47 Attribute PIN_NUMBERS of D(5) is "133";
48 Attribute PIN_NUMBERS of D(6) is "132";
49 Attribute PIN_NUMBERS of D(7) is "131";
50 Attribute PIN_NUMBERS of D(8) is "129";
51 Attribute PIN_NUMBERS of D(9) is "128";
52 Attribute PIN_NUMBERS of D(10) is "127";
53 Attribute PIN_NUMBERS of D(11) is "126";
54 Attribute PIN_NUMBERS of D(12) is "125";
55 Attribute PIN_NUMBERS of D(13) is "124";
56 Attribute PIN_NUMBERS of D(14) is "123";
57 Attribute PIN_NUMBERS of D(15) is "122";
58
59 Attribute PIN_NUMBERS of C(0) is "159";
60 Attribute PIN_NUMBERS of C(1) is "158";
61 Attribute PIN_NUMBERS of C(2) is "157";
62 Attribute PIN_NUMBERS of C(3) is "156";
63 Attribute PIN_NUMBERS of C(4) is "155";
64 Attribute PIN_NUMBERS of C(5) is "154";
65 Attribute PIN_NUMBERS of C(6) is "153";
66 Attribute PIN_NUMBERS of C(7) is "152";
67 Attribute PIN_NUMBERS of C(8) is "150";
68 Attribute PIN_NUMBERS of C(9) is "149";
69 Attribute PIN_NUMBERS of C(10) is "148";
70 Attribute PIN_NUMBERS of C(11) is "147";
71 Attribute PIN_NUMBERS of C(12) is "146";
72 Attribute PIN_NUMBERS of C(13) is "145";
73 Attribute PIN_NUMBERS of C(14) is "144";

```

```
74 Attribute PIN_NUMBERS of C(15) is "143";  
75  
76 --DEBUG  
77 --Attribute PIN_NUMBERS of OUTEN is "48";  
78 --END DEBUG
```

5 Datasheets


5.1 74AC14

SN54AC14, SN74AC14 HEX SCHMITT-TRIGGER INVERTERS


SCAS522E – AUGUST 1995 – REVISED SEPTEMBER 2002

- 2-V to 6-V V_{CC} Operation
- Inputs Accept Voltages to 6 V
- Max t_{pd} of 9.5 ns at 5 V

SN54AC14 ... J OR W PACKAGE
SN74AC14 ... D, DB, N, NS, OR PW PACKAGE
(TOP VIEW)



SN54AC14 ... FK PACKAGE
(TOP VIEW)



NC – No internal connection

description/ordering information

These Schmitt-trigger devices contain six independent inverters. They perform the Boolean function $Y = \bar{A}$. Because of the Schmitt action, they have different input threshold levels for positive-going (V_{T+}) and for negative-going (V_{T-}) signals.

These circuits are temperature compensated and can be triggered from the slowest of input ramps and still give clean, jitter-free output signals. They also have a greater noise margin than conventional inverters.

ORDERING INFORMATION

T_A	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	PDIP – N	Tube	SN74AC14N	SN74AC14N
	SOIC – D	Tube	SN74AC14D	AC14
		Tape and reel	SN74AC14DR	
	SOP – NS	Tape and reel	SN74AC14NSR	AC14
	SSOP – DB	Tape and reel	SN74AC14DBR	AC14
TSSOP – PW	Tape and reel	SN74AC14PWR	AC14	
–55°C to 125°C	CDIP – J	Tube	SNJ54AC14J	SNJ54AC14J
	CFP – W	Tube	SNJ54AC14W	SNJ54AC14W
	LCCC – FK	Tube	SNJ54AC14FK	SNJ54AC14FK

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE
(each inverter)

INPUT A	OUTPUT Y
H	L
L	H



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SN54AC14, SN74AC14 HEX SCHMITT-TRIGGER INVERTERS

SCAS522E – AUGUST 1995 – REVISED SEPTEMBER 2002

logic diagram, each inverter (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	- 0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND	± 200 mA
Package thermal impedance, θ_{JA} (see Note 2):	
D package	86°C/W
DB package	96°C/W
N package	80°C/W
NS package	76°C/W
PW package	113°C/W
Storage temperature range, T_{stg}	- 65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

		SN54AC14		SN74AC14		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2	6	2	6	V
V_I	Input voltage	0	V_{CC}	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 3$ V		-12	-12	mA
		$V_{CC} = 4.5$ V		-24	-24	
		$V_{CC} = 5.5$ V		-24	-24	
I_{OL}	Low-level output current	$V_{CC} = 3$ V		12	12	mA
		$V_{CC} = 4.5$ V		24	24	
		$V_{CC} = 5.5$ V		24	24	
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54AC14, SN74AC14 HEX SCHMITT-TRIGGER INVERTERS

SCAS522E – AUGUST 1995 – REVISED SEPTEMBER 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			SN54AC14		SN74AC14		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{T+} Positive-going threshold		3 V	0.8	1.8	2.2	0.8	2.2	0.8	2.2	V
		4.5 V	1.5	2.6	3.2	1.5	3.2	1.5	3.2	
		5.5 V	1.6	3.2	3.9	1.6	3.9	1.6	3.9	
V _{T-} Negative-going threshold		3 V	0.5	0.8	1	0.5	1	0.5	1	V
		4.5 V	0.9	1.4	1.8	0.9	1.8	0.9	1.8	
		5.5 V	1.1	1.8	2.3	1.1	2.3	1.1	2.3	
ΔV _T Hysteresis (V _{T+} - V _{T-})		3 V	0.3	1	1.2	0.3	1.2	0.3	1.2	V
		4.5 V	0.4	1.2	1.4	0.4	1.4	0.4	1.4	
		5.5 V	0.5	1.4	1.6	0.5	1.6	0.5	1.6	
V _{OH}	I _{OH} = -50 μA	3 V	2.9			2.9	2.9		V	
		4.5 V	4.4			4.4	4.4			
		5.5 V	5.4			5.4	5.4			
	I _{OH} = -12 mA	3 V	2.56			2.4	2.48			
		4.5 V	3.86			3.7	3.8			
	I _{OH} = -24 mA	4.5 V	3.86			3.7	3.8			
		5.5 V	4.86			4.7	4.8			
I _{OH} = -50 mA [†]	5.5 V				3.85					
I _{OH} = -75 mA [†]	5.5 V					3.85				
V _{OL}	I _{OL} = 50 μA	3 V	0.002		0.1	0.1		0.1	V	
		4.5 V	0.001		0.1	0.1		0.1		
		5.5 V	0.001		0.1	0.1		0.1		
	I _{OL} = 12 mA	3 V			0.36	0.5		0.44		
		4.5 V			0.36	0.5		0.44		
	I _{OL} = 24 mA	4.5 V			0.36	0.5		0.44		
		5.5 V			0.36	0.5		0.44		
I _{OL} = 50 mA [†]	5.5 V				1.65					
I _{OL} = 75 mA [†]	5.5 V						1.65			
I _I	V _I = V _{CC} or GND	5.5 V	±0.1			±1		±1	μA	
I _{CC}	V _I = V _{CC} or GND, I _O = 0	5.5 V	2			40		20	μA	
C _i	V _I = V _{CC} or GND	5 V	4.5						pF	

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

**switching characteristics over recommended operating free-air temperature range,
V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T _A = 25°C			SN54AC14		SN74AC14		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	Y	1.5	6	13.5	1	16	1.5	15	ns
t _{PHL}			1.5	6	11.5	1	14	1.5	13	



SN54AC14, SN74AC14 HEX SCHMITT-TRIGGER INVERTERS

SCAS522E – AUGUST 1995 – REVISED SEPTEMBER 2002


switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			SN54AC14		SN74AC14		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	A	Y	1.5	5	10	1.5	12	1.5	11	ns
t_{PHL}			1.5	5	8.5	1.5	10	1.5	9.5	

operating characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd} Power dissipation capacitance	$C_L = 50\text{ pF}$, $f = 1\text{ MHz}$	25	pF

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

5.2 74ACT245

74AC245 • 74ACT245

Octal Bidirectional Transceiver with 3-STATE Inputs/Outputs

General Description

The AC/ACT245 contains eight non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus-oriented applications. Current sinking capability is 24 mA at both the A and B ports. The Transmit/Receive (T/R) input determines the direction of data flow through the bidirectional transceiver. Transmit (active-HIGH) enables data from A ports to B ports; Receive (active-LOW) enables data from B ports to A ports. The Output Enable input, when HIGH, disables both A and B ports by placing them in a HIGH Z condition.

Features

- I_{CC} and I_{OZ} reduced by 50%
- Noninverting buffers
- Bidirectional data path
- A and B outputs source/sink 24 mA
- ACT245 has TTL-compatible inputs

Ordering Code:


Order Number	Package Number	Package Description
74AC245SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
74AC245SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74AC245MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74AC245PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
74ACT245SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
74ACT245SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACT245MSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
74ACT245MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT245PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.



FACT™ is a trademark of Fairchild Semiconductor Corporation.

74AC245 • 74ACT245 Octal Bidirectional Transceiver with 3-STATE

Connection Diagram



Logic Symbols



Pin Descriptions

Pin Names	Description
\overline{OE}	Output Enable Input
T/\overline{R}	Transmit/Receive Input
A_0-A_7	Side A 3-STATE Inputs or 3-STATE Outputs
B_0-B_7	Side B 3-STATE Inputs or 3-STATE Outputs

Truth Table

Inputs		Outputs
\overline{OE}	T/\overline{R}	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	HIGH-Z State

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial

Absolute Maximum Ratings(Note 1)

Supply Voltage (V_{CC})	-0.5V to +7.0V
DC Input Diode Current (I_{IK})	
$V_I = -0.5V$	-20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (V_I)	-0.5V to $V_{CC} + 0.5V$
DC Output Diode Current (I_{OK})	
$V_O = -0.5V$	-20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V_O)	-0.5V to $V_{CC} + 0.5V$
DC Output Source or Sink Current (I_O)	± 50 mA
DC V_{CC} or Ground Current per Output Pin (I_{CC} or I_{GND})	± 50 mA
Storage Temperature (T_{STG})	-65°C to +150°C
Junction Temperature (T_J)	
PDIP	140°C

Recommended Operating Conditions

Supply Voltage (V_{CC})	
AC	2.0V to 6.0V
ACT	4.5V to 5.5V
Input Voltage (V_I)	0V to V_{CC}
Output Voltage (V_O)	0V to V_{CC}
Operating Temperature (T_A)	-40°C to +85°C
Minimum Input Edge Rate ($\Delta V/\Delta t$)	
AC Devices	
V_{IN} from 30% to 70% of V_{CC}	
V_{CC} @ 3.3V, 4.5V, 5.5V	125 mV/ns
Minimum Input Edge Rate ($\Delta V/\Delta t$)	
ACT Devices	
V_{IN} from 0.8V to 2.0V	
V_{CC} @ 4.5V, 5.5V	125 mV/ns

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

DC Electrical Characteristics for AC

Symbol	Parameter	V_{CC} (V)	$T_A = +25^\circ\text{C}$		$T_A = -40^\circ\text{C to } +85^\circ\text{C}$		Units	Conditions
			Typ	Guaranteed Limits				
V_{IH}	Minimum HIGH Level Input Voltage	3.0	1.5	2.1	2.1		V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
		4.5	2.25	3.15	3.15			
		5.5	2.75	3.85	3.85			
V_{IL}	Maximum LOW Level Input Voltage	3.0	1.5	0.9	0.9		V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
		4.5	2.25	1.35	1.35			
		5.5	2.75	1.65	1.65			
V_{OH}	Minimum HIGH Level Output Voltage	3.0	2.99	2.9	2.9		V	$I_{OUT} = -50 \mu A$
		4.5	4.49	4.4	4.4			
		5.5	5.49	5.4	5.4			
		3.0		2.56	2.46		V	$V_{IN} = V_{IL}$ or V_{IH} $I_{OH} = -12$ mA $I_{OH} = -24$ mA $I_{OH} = -24$ mA (Note 2)
		4.5		3.86	3.76			
		5.5		4.86	4.76			
V_{OL}	Maximum LOW Level Output Voltage	3.0	0.002	0.1	0.1		V	$I_{OUT} = 50 \mu A$
		4.5	0.001	0.1	0.1			
		5.5	0.001	0.1	0.1			
		3.0		0.36	0.44		V	$V_{IN} = V_{IL}$ or V_{IH} $I_{OL} = 12$ mA $I_{OL} = 24$ mA $I_{OL} = 24$ mA (Note 2)
		4.5		0.36	0.44			
		5.5		0.36	0.44			
I_{IN} (Note 4)	Maximum Input Leakage Current	5.5		± 0.1	± 1.0		μA	$V_I = V_{CC}, GND$
I_{OLD}	Dynamic Output	5.5			75		mA	$V_{OLD} = 1.65V$ Max
I_{OHD}	Current Minimum (Note 3)	5.5			-75		mA	$V_{OHD} = 3.85V$ Min
I_{CC} (Note 4)	Maximum Quiescent Supply Current	5.5		4.0	40.0		μA	$V_{IN} = V_{CC}$ or GND
I_{OZT}	Maximum I/O Leakage Current	5.5		± 0.3	± 3.0		μA	V_I (OE) = V_{IL}, V_{IH} $V_I = V_{CC}, GND$ $V_O = V_{CC}, GND$

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC} .

DC Characteristics for ACT

Symbol	Parameter	V _{CC} (V)	T _A = +25°C		T _A = -40°C to +85°C		Units	Conditions
			Typ	Guaranteed Limits				
V _{IH}	Minimum HIGH Level Input Voltage	4.5	1.5	2.0	2.0		V	V _{OUT} = 0.1V or V _{CC} - 0.1V
		5.5	1.5	2.0	2.0			
V _{IL}	Maximum LOW Level Input Voltage	4.5	1.5	0.8	0.8		V	V _{OUT} = 0.1V or V _{CC} - 0.1V
		5.5	1.5	0.8	0.8			
V _{OH}	Minimum HIGH Level Output Voltage	4.5	4.49	4.4	4.4		V	I _{OUT} = -50 μA
		5.5	5.49	5.4	5.4			
		4.5		3.86	3.76		V	V _{IN} = V _{IL} or V _{IH} I _{OH} = -24 mA I _{OH} = -24 mA (Note 5)
		5.5		4.86	4.76			
V _{OL}	Maximum LOW Level Output Voltage	4.5	0.001	0.1	0.1		V	I _{OUT} = 50 μA
		5.5	0.001	0.1	0.1			
		4.5		0.36	0.44		V	V _{IN} = V _{IL} or V _{IH} I _{OL} = 24 mA I _{OL} = 24 mA (Note 5)
		5.5		0.36	0.44			
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0		μA	V _I = V _{CC} , GND
I _{CCT}	Maximum I _{CC} /Input	5.5	0.6		1.5		mA	V _I = V _{CC} - 2.1V
I _{OLD}	Dynamic Output	5.5			75		mA	V _{OLD} = 1.65V Max
I _{OHD}	Current Minimum (Note 6)	5.5			-75		mA	V _{OHD} = 3.85V Min
I _{CC}	Maximum Quiescent Supply Current	5.5		4.0	40.0		μA	V _{IN} = V _{CC} or GND
I _{OZT}	Maximum I/O Leakage Current	5.5		±0.3	±3.0		μA	V _I (OE) = V _{IL} , V _{IH} V _I = V _{CC} , GND V _O = V _{CC} , GND

Note 5: All outputs loaded; thresholds on input associated with output under test.

Note 6: Maximum test duration 2.0 ms, one output loaded at a time.

AC Electrical Characteristics for AC

Symbol	Parameter	V _{CC} (V) (Note 7)	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units
			Min	Typ	Max	Min	Max	
t _{PLH}	Propagation Delay A _n to B _n or B _n to A _n	3.3	1.5	5.0	8.5	1.0	9.0	ns
		5.0	1.5	3.5	6.5	1.0	7.0	
t _{PHL}	Propagation Delay A _n to B _n or B _n to A _n	3.3	1.5	5.0	8.5	1.0	9.0	ns
		5.0	1.5	3.5	6.0	1.0	7.0	
t _{PZH}	Output Enable Time	3.3	2.5	7.0	11.5	2.0	12.5	ns
		5.0	1.5	5.0	8.5	1.0	9.0	
t _{PZL}	Output Enable Time	3.3	2.5	7.5	12.0	2.0	13.5	ns
		5.0	1.5	5.5	9.0	1.0	9.5	
t _{PHZ}	Output Disable Time	3.3	2.0	6.5	12.0	1.0	12.5	ns
		5.0	1.5	5.5	9.0	1.0	10.0	
t _{PLZ}	Output Disable Time	3.3	2.0	7.0	11.5	1.5	13.0	ns
		5.0	1.5	5.5	9.0	1.0	10.0	

Note 7: Voltage Range 3.3 is 3.3V ± 0.3V
Voltage Range 5.0 is 5.0V ± 0.5V

AC Electrical Characteristics for ACT


Symbol	Parameter	V _{CC} (V) (Note 8)	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units
			Min	Typ	Max	Min	Max	
t _{PLH}	Propagation Delay A _n to B _n or B _n to A _n	5.0	1.5	4.0	7.5	1.5	8.0	ns
t _{PHL}	Propagation Delay A _n to B _n or B _n to A _n	5.0	1.5	4.0	8.0	1.0	9.0	ns
t _{PZH}	Output Enable Time	5.0	1.5	5.0	10.0	1.5	11.0	ns
t _{PZL}	Output Enable Time	5.0	1.5	5.5	10.0	1.5	12.0	ns
t _{PHZ}	Output Disable Time	5.0	1.5	5.5	10.0	1.0	11.0	ns
t _{PLZ}	Output Disable Time	5.0	2.0	5.0	10.0	1.5	11.0	ns

Note 8: Voltage Range 5.0 is 5.0V ± 0.5V

Capacitance


Symbol	Parameter	Typ	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{I/O}	Input/Output Capacitance	15.0	pF	V _{CC} = 5.0V
C _{PD}	Power Dissipation Capacitance	45.0	pF	V _{CC} = 5.0V

Physical Dimensions inches (millimeters) unless otherwise noted




**20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
Package Number M20B**



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



LAND PATTERN RECOMMENDATION



DIMENSIONS ARE IN MILLIMETERS




DETAIL A

- NOTES:
- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
 - B. DIMENSIONS ARE IN MILLIMETERS.
 - C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.

M20DRevB1






**20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M20D**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



**20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
 Package Number MSA20**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



DIMENSIONS ARE IN MILLIMETERS


NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AC, REF NOTE 6, DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

MTC20RevD1

**20-Lead Thin Shrink Small Outline Package, (TSSOP) JEDEC
Package Number MTC20**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



**20-Lead Plastic Dual-In-Line (PDIP), JEDEC MS-001, 0.300" Wide
Package Number N20A**

N20A (REV G)

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

5.3 74HC132

August 1997 - Revised December 2002

High Speed CMOS Logic Quad 2-Input NAND Schmitt Trigger

Features

- Unlimited Input Rise and Fall Times
- Exceptionally High Noise Immunity
- Typical Propagation Delay: 10ns at $V_{CC} = 5V$, $C_L = 15pF$, $T_A = 25^\circ C$
- Fanout (Over Temperature Range)
 - Standard Outputs 10 LSTTL Loads
 - Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range . . . $-55^\circ C$ to $125^\circ C$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: $N_{IL} = 37\%$, $N_{IH} = 51\%$ of V_{CC} at $V_{CC} = 5V$
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility, $V_{IL} = 0.8V$ (Max), $V_{IH} = 2V$ (Min)
 - CMOS Input Compatibility, $I_I \leq 1\mu A$ at V_{OL} , V_{OH}

Description

The 'HC132 and 'HCT132 each contain four 2-input NAND Schmitt Triggers in one package. This logic device utilizes silicon gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The HCT logic family is functionally pin compatible with the standard LS logic family.


Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD54HC132F3A	-55 to 125	14 Ld CERDIP
CD54HCT132F3A	-55 to 125	14 Ld CERDIP
CD74HC132E	-55 to 125	14 Ld PDIP
CD74HC132M	-55 to 125	14 Ld SOIC
CD74HC132M96	-55 to 125	14 Ld SOIC
CD74HCT132E	-55 to 125	14 Ld PDIP
CD74HCT132M	-55 to 125	14 Ld SOIC
CD74HCT132M96	-55 to 125	14 Ld SOIC


NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel.

Pinout

CD54HC132, CD54HCT132
(CERDIP)
CD74HC132, CD74HCT132
(PDIP, SOIC)
TOP VIEW



Functional Diagram




TRUTH TABLE

INPUTS		OUTPUT
nA	nB	nY
L	L	H
L	H	H
H	L	H
H	H	L

NOTE: H = High Voltage Level, L = Low Voltage Level

Logic Symbol



CD54/74HC132, CD54/74HCT132

Absolute Maximum Ratings

DC Supply Voltage, V_{CC}	-0.5V to 7V
DC Input Diode Current, I_{IK}	
For $V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$	$\pm 20mA$
DC Output Diode Current, I_{OK}	
For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$	$\pm 20mA$
DC Output Source or Sink Current per Output Pin, I_O	
For $V_O > -0.5V$ or $V_O < V_{CC} + 0.5V$	$\pm 25mA$
DC V_{CC} or Ground Current, I_{CC} or I_{GND}	$\pm 50mA$

Thermal Information

Thermal Resistance (Typical, Note 1)	θ_{JA} ($^{\circ}C/W$)
PDIP Package	80
SOIC Package	86
Maximum Junction Temperature	$150^{\circ}C$
Maximum Storage Temperature Range	$-65^{\circ}C$ to $150^{\circ}C$
Maximum Lead Temperature (Soldering 10s)	$300^{\circ}C$ (SOIC - Lead Tips Only)

Operating Conditions

Temperature Range (T_A)	$-55^{\circ}C$ to $125^{\circ}C$
Supply Voltage Range, V_{CC}	
HC Types2V to 6V
HCT Types	4.5V to 5.5V
DC Input or Output Voltage, V_I , V_O	0V to V_{CC}
Input Rise and Fall Time	
2V	100ms (Max)
4.5V	100ms (Max)
6V	100ms (Max)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

- The package thermal impedance is calculated in accordance with JESD 51-7.

DC Electrical Specifications

PARAMETER	SYMBOL	TEST CONDITIONS		V_{CC} (V)	25 $^{\circ}C$			-40 $^{\circ}C$ TO 85 $^{\circ}C$		-55 $^{\circ}C$ TO 125 $^{\circ}C$		UNITS
		V_I (V)	I_O (mA)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
HC TYPES												
Input Switch Points (Note 2)	V_{T+}	-	-	2	0.7	-	1.5	0.7	1.5	0.7	1.5	V
				4.5	1.7	-	3.15	1.7	3.15	1.7	3.15	V
				6	2.1	-	4.2	2.1	4.2	2.1	4.2	V
	V_{T-}	-	-	2	0.3	-	1	0.3	1	0.3	1	V
				4.5	0.9	-	2.2	0.9	2.2	0.9	2.2	V
				6	1.2	-	3	1.2	3	1.2	3	V
	V_H			2	0.2	-	1	0.2	1	0.2	1	V
				4.5	0.4	-	1.4	0.4	1.4	0.4	1.4	V
				6	0.6	-	1.6	0.6	1.6	0.6	1.6	V
High Level Output Voltage CMOS Loads	V_{OH}	V_{T+} or V_{T-}	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
High Level Output Voltage TTL Loads			-5.2	6	5.48	-	-	5.34	-	5.2	-	V

CD54/74HC132, CD54/74HCT132

DC Electrical Specifications (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS		V _{CC} (V)	25°C			-40°C TO 85°C		-55°C TO 125°C		UNITS
		V _I (V)	I _O (mA)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
Low Level Output Voltage CMOS Loads	V _{OL}	V _{T+} or V _{T-}	0.02	2	-	-	0.1	-	0.1	-	0.1	V
			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
			0.02	6	-	-	0.1	-	0.1	-	0.1	V
			4	4.5	-	-	0.26	-	0.33	-	0.4	V
			5.2	6	-	-	0.26	-	0.33	-	0.4	V
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
			5.2	6	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	I _I	V _{CC} or GND	-	6	-	-	±0.1	-	±1	-	±1	μA
Quiescent Device Current	I _{CC}	V _{CC} or GND	0	6	-	-	2	-	20	-	40	μA
HCT TYPES												
Input Switch Points (Note 2)	V _{T+}	-	-	4.5	1.2	-	1.9	1.2	1.9	1.2	1.9	V
				5.5	1.4	-	2.1	1.4	2.1	1.4	2.1	V
	V _{T-}	-	-	4.5	0.5	-	1.2	0.5	1.2	0.5	1.2	V
				5.5	0.6	-	1.4	0.6	1.4	0.6	1.4	V
	V _H	-	-	4.5	0.4	-	1.4	0.4	1.4	0.4	1.4	V
				5.5	0.4	-	1.5	0.4	1.5	0.4	1.5	V
High Level Output Voltage CMOS Loads	-	V _{T+} or V _{T-}	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V _{OL}	V _{T+} or V _{T-}	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	I _I	V _{CC} and GND	-	5.5	-	-	±0.1	-	±1	-	±1	μA
Quiescent Device Current	I _{CC}	V _{CC} or GND	0	5.5	-	-	2	-	20	-	40	μA
Additional Quiescent Device Current Per Input Pin: 1 Unit Load (Note 3)	ΔI _{CC}	V _{CC} - 2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μA

NOTES:

- Hysteresis definition, characteristic and test setup see Test Circuits and Waveforms
- For dual-supply systems theoretical worst case (V_I = 2.4V, V_{CC} = 5.5V) specification is 1.8mA.

CD54/74HC132, CD54/74HCT132

HCT Input Loading Table

INPUT	UNIT LOADS
nA, nB	0.6

NOTE: Unit Load is ΔI_{CC} limit specified in DC Electrical Specifications table, e.g. 360 μ A max at 25°C.

Switching Specifications Input t_r , $t_f = 6$ ns

PARAMETER	SYMBOL	TEST CONDITIONS	V_{CC} (V)	25°C			-40°C TO 85°C		-55°C TO 125°C		UNITS
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
HC TYPES											
Propagation Delay A, B to Y (Figure 1)	t_{PLH}, t_{PHL}	$C_L = 50$ pF	2	-	-	125	-	156	-	188	ns
			4.5	-	-	25	-	31	-	38	ns
			6	-	-	21	-	27	-	32	ns
Propagation Delay A, B to Y	t_{TLH}, t_{THL}	$C_L = 15$ pF	5	-	10	-	-	-	-	pF	
Transition Times (Figure 1)	t_{TLH}, t_{THL}	$C_L = 50$ pF	2	-	-	75	-	95	-	110	ns
			4.5	-	-	15	-	19	-	22	ns
			6	-	-	13	-	16	-	19	ns
Input Capacitance	C_I	-	-	-	10	-	10	-	10	pF	
Power Dissipation Capacitance (Notes 4, 5)	C_{PD}	-	5	-	30	-	-	-	-	pF	
HCT TYPES											
Propagation Delay A, B to Y (Figure 2)	t_{PHL}, t_{PHL}	$C_L = 50$ pF	4.5	-	-	33	-	41	-	50	ns
Propagation Delay A, B to Y	t_{PLH}, t_{PHL}	$C_L = 15$ pF	5	-	13	-	-	-	-	pF	
Transition Times (Figure 2)	t_{TLH}, t_{THL}	$C_L = 50$ pF	4.5	-	-	15	-	19	-	22	ns
Input Capacitance	C_I	-	-	-	10	-	10	-	10	pF	
Power Dissipation Capacitance (Notes 4, 5)	C_{PD}	-	5	-	30	-	-	-	-	pF	

NOTES:

4. C_{PD} is used to determine the dynamic power consumption, per gate.
5. $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where f_i = input frequency, C_L = output load capacitance, V_{CC} = supply voltage.

Test Circuits and Waveforms




FIGURE 1. HC AND HCU TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC




FIGURE 2. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC





FIGURE 3. HYSTERESIS DEFINITION, CHARACTERISTIC, AND TEST SET-UP

J (R-GDIP-T**)

CERAMIC DUAL-IN-LINE

14 LEADS SHOWN




- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. This package is hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification.
 E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, and GDIP1-T20

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
 D The 20 pin end lead shoulder width is a vendor option, either half or full width.

4040049/E 12/2002

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
 D. Falls within JEDEC MS-012

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

5.4 CY37256



CYPRESS

Ultra37000™ CPLD Family

5V, 3.3V, ISR™ High-Performance CPLDs

Features

- **In-System Reprogrammable™ (ISR™) CMOS CPLDs**
 - JTAG interface for reconfigurability
 - Design changes don't cause pinout changes
 - Design changes don't cause timing changes
- **High density**
 - 32 to 512 macrocells
 - 32 to 264 I/O pins
 - 5 dedicated inputs including 4 clock pins
- **Simple timing model**
 - No fanout delays
 - No expander delays
 - No dedicated vs. I/O pin delays
 - No additional delay through PIM
 - No penalty for using full 16 product terms
 - No delay for steering or sharing product terms
- **3.3V and 5V versions**
- **PCI Compatible^[1]**
- **Programmable Bus-Hold capabilities on all I/Os**
- **Intelligent product term allocator provides:**
 - 0 to 16 product terms to any macrocell
 - Product term steering on an individual basis
 - Product term sharing among local macrocells
- **Flexible clocking**
 - 4 synchronous clocks per device
 - Product Term clocking
 - Clock polarity control per logic block
- **Consistent package/pinout offering across all densities**
 - Simplifies design migration
 - Same pinout for 3.3V and 5.0V devices
- **Packages**
 - 44 to 400 Leads in PLCC, CLCC, PQFP, TQFP, CQFP, BGA, and Fine-Pitch BGA packages

General Description

The Ultra37000™ family of CMOS CPLDs provides a range of high-density programmable logic solutions with unparalleled system performance. The Ultra37000 family is designed to bring the flexibility, ease of use, and performance of the 22V10 to high-density CPLDs. The architecture is based on a number of logic blocks that are connected by a Programmable Interconnect Matrix (PIM). Each logic block features its own product term array, product term allocator, and 16 macrocells. The PIM distributes signals from the logic block outputs and all input pins to the logic block inputs.

All of the Ultra37000 devices are electrically erasable and In-System Reprogrammable (ISR), which simplifies both design and manufacturing flows, thereby reducing costs. The ISR feature provides the ability to reconfigure the devices without having design changes cause pinout or timing changes. The Cypress ISR function is implemented through a JTAG-compliant serial interface. Data is shifted in and out through the TDI and TDO pins, respectively. Because of the superior routability and simple timing model of the Ultra37000 devices, ISR allows users to change existing logic designs while simultaneously fixing pinout assignments and maintaining system performance.

The entire family features JTAG for ISR and boundary scan, and is compatible with the PCI Local Bus specification, meeting the electrical and timing requirements. The Ultra37000 family features user programmable bus-hold capabilities on all I/Os.

Ultra37000 5.0V Devices

The Ultra37000 devices operate with a 5V supply and can support 5V or 3.3V I/O levels. V_{CCO} connections provide the capability of interfacing to either a 5V or 3.3V bus. By connecting the V_{CCO} pins to 5V the user insures 5V TTL levels on the outputs. If V_{CCO} is connected to 3.3V the output levels meet 3.3V JEDEC standard CMOS levels and are 5V tolerant. These devices require 5V ISR programming.

Ultra37000V 3.3V Devices

Devices operating with a 3.3V supply require 3.3V on all V_{CCO} pins, reducing the device's power consumption. These devices support 3.3V JEDEC standard CMOS output levels, and are 5V tolerant. These devices allow 3.3V ISR programming.

Note:

1. Due to the 5V-tolerant nature of 3.3V device I/Os, the I/Os are not clamped to V_{CC} , PCI $V_{IH}=2V$.

Selection Guide
5.0V Selection Guide
General Information

Device	Macrocells	Dedicated Inputs	I/O Pins	Speed (t _{PD})	Speed (f _{MAX})
CY37032	32	5	32	6	200
CY37064	64	5	32/64	6	200
CY37128	128	5	64/128	6.5	167
CY37192	192	5	120	7.5	154
CY37256	256	5	128/160/192	7.5	154
CY37384	384	5	160/192	10	118
CY37512	512	5	160/192/264	10	118

Speed Bins

Device	200	167	154	143	125	100	83	66
CY37032	X		X		X			
CY37064	X		X		X			
CY37128		X			X	X		
CY37192			X		X		X	
CY37256			X		X		X	
CY37384					X		X	
CY37512					X	X	X	

Device-Package Offering & I/O Count

Device	44-Lead TQFP	44-Lead PLCC	44-Lead CLCC	84-Lead PLCC	84-Lead CLCC	100-Lead TQFP	160-Lead TQFP	160-Lead CQFP	208-Lead PQFP	208-Lead CQFP	256-Lead BGA	352-Lead BGA
CY37032	37	37										
CY37064	37	37	37	69		69						
CY37128				69	69	69	133					
CY37192							125					
CY37256							133	133	165		197	
CY37384									165		197	
CY37512									165	165	197	269

3.3V Selection Guide
General Information

Device	Macrocells	Dedicated Inputs	I/O Pins	Speed (t _{PD})	Speed (f _{MAX})
CY37032V	32	5	32	8.5	143
CY37064V	64	5	32/64	8.5	143
CY37128V	128	5	64/80/128	10	125
CY37192V	192	5	120	12	100
CY37256V	256	5	128/160/192	12	100
CY37384V	384	5	160/192	15	83
CY37512V	512	5	160/192/264	15	83

Speed Bins

Device	200	167	154	143	125	100	83	66
CY37032V				X		X		
CY37064V				X		X		
CY37128V				X	X		X	
CY37192V						X		X
CY37256V				X		X		X
CY37384V							X	X
CY37512V					X		X	X

Shaded areas indicate preliminary speed bins.

Device-Package Offering & I/O Count

Device	44-Lead TQFP	44-Lead PLCC	44-Lead CLCC	48-Lead FBGA	84-Lead PLCC	84-Lead CLCC	100-Lead TQFP	100-Lead FBGA	160-Lead TQFP	160-Lead CQFP	208-Lead PQFP	208-Lead CQFP	256-Lead BGA	256-Lead FBGA	352-Lead BGA	400-Lead FBGA
CY37032V	37	37		37												
CY37064V	37	37	37	37	69		69	69								
CY37128V					69	69	69	85	133							
CY37192V									125							
CY37256V									133	133	165		197	197		
CY37384V											165		197			
CY37512V											165	165	197		269	269

Architecture Overview of Ultra37000 Family

Programmable Interconnect Matrix

The Programmable Interconnect Matrix (PIM) consists of a completely global routing matrix for signals from I/O pins and feedbacks from the logic blocks. The PIM provides extremely robust interconnection to avoid fitting and density limitations.

The inputs to the PIM consist of all I/O and dedicated input pins and all macrocell feedbacks from within the logic blocks. The number of PIM inputs increases with pin count and the number of logic blocks. The outputs from the PIM are signals routed to the appropriate logic blocks. Each logic block receives 36 inputs from the PIM and their complements, allowing for 32-bit operations to be implemented in a single pass through the device. The wide number of inputs to the logic block also improves the routing capacity of the Ultra37000 family.

An important feature of the PIM is its simple timing. The propagation delay through the PIM is accounted for in the timing specifications for each device. There is no additional delay for traveling through the PIM. In fact, all inputs travel through the PIM. As a result, there are no route-dependent timing parameters on the Ultra37000 devices. The worst-case PIM delays are incorporated in all appropriate Ultra37000 specifications.

Routing signals through the PIM is completely invisible to the user. All routing is accomplished by software—no hand routing is necessary. *Warp™* and third-party development packages automatically route designs for the Ultra37000 family in a matter of minutes. Finally, the rich routing resources of the Ultra37000 family accommodate last minute logic changes while maintaining fixed pin assignments.

Logic Block

The logic block is the basic building block of the Ultra37000 architecture. It consists of a product term array, an intelligent product-term allocator, 16 macrocells, and a number of I/O cells. The number of I/O cells varies depending on the device used. Refer to *Figure 1* for the block diagram.

Product Term Array

Each logic block features a 72 x 87 programmable product term array. This array accepts 36 inputs from the PIM, which originate from macrocell feedbacks and device pins. Active LOW and active HIGH versions of each of these inputs are generated to create the full 72-input field. The 87 product terms in the array can be created from any of the 72 inputs.

Of the 87 product terms, 80 are for general-purpose use for the 16 macrocells in the logic block. Four of the remaining seven product terms in the logic block are output enable (OE) product terms. Each of the OE product terms controls up to eight of the 16 macrocells and is selectable on an individual macrocell basis. In other words, each I/O cell can select between one of two OE product terms to control the output buffer. The first two of these four OE product terms are available to the upper half of the I/O macrocells in a logic block. The other two OE product terms are available to the lower half of the I/O macrocells in a logic block.

The next two product terms in each logic block are dedicated asynchronous set and asynchronous reset product terms. The final product term is the product term clock. The set, reset, OE and product term clock have polarity control to realize OR functions in a single pass through the array.




Figure 1. Logic Block with 50% Buried Macrocells

Low-Power Option

Each logic block can operate in high-speed mode for critical path performance, or in low-power mode for power conservation. The logic block mode is set by the user on a logic block by logic block basis.

Product Term Allocator

Through the product term allocator, software automatically distributes product terms among the 16 macrocells in the logic block as needed. A total of 80 product terms are available from the local product term array. The product term allocator provides two important capabilities without affecting performance: product term steering and product term sharing.

Product Term Steering

Product term steering is the process of assigning product terms to macrocells as needed. For example, if one macrocell requires ten product terms while another needs just three, the product term allocator will “steer” ten product terms to one macrocell and three to the other. On Ultra37000 devices, product terms are steered on an individual basis. Any number between 0 and 16 product terms can be steered to any macrocell. Note that 0 product terms is useful in cases where a particular macrocell is unused or used as an input register.

Product Term Sharing

Product term sharing is the process of using the same product term among multiple macrocells. For example, if more than one output has one or more product terms in its equation that are common to other outputs, those product terms are only programmed once. The Ultra37000 product term allocator allows sharing across groups of four output macrocells in a variable fashion. The software automatically takes advantage of this capability—the user does not have to intervene.

Note that neither product term sharing nor product term steering have any effect on the speed of the product. All worst-case steering and sharing configurations have been incorporated in the timing specifications for the Ultra37000 devices.

Ultra37000 Macrocell

Within each logic block there are 16 macrocells. Macrocells can either be I/O Macrocells, which include an I/O Cell which is associated with an I/O pin, or buried Macrocells, which do not connect to an I/O. The combination of I/O Macrocells and buried Macrocells varies from device to device.

Buried Macrocell

Figure 2 displays the architecture of buried macrocells. The buried macrocell features a register that can be configured as combinatorial, a D flip-flop, a T flip-flop, or a level-triggered latch.

The register can be asynchronously set or asynchronously reset at the logic block level with the separate set and reset product terms. Each of these product terms features programmable polarity. This allows the registers to be set or reset based on an AND expression or an OR expression.

Clocking of the register is very flexible. Four global synchronous clocks and a product term clock are available to clock the register. Furthermore, each clock features programmable polarity so that registers can be triggered on falling as well as rising edges (see the Clocking section). Clock polarity is chosen at the logic block level.

The buried macrocell also supports input register capability. The buried macrocell can be configured to act as an input register (D-type or latch) whose input comes from the I/O pin associated with the neighboring macrocell. The output of all buried macrocells is sent directly to the PIM regardless of its configuration.

I/O Macrocell

Figure 2 illustrates the architecture of the I/O macrocell. The I/O macrocell supports the same functions as the buried macrocell with the addition of I/O capability. At the output of all macrocells, a polarity control mux is available to select active LOW or active HIGH signals. This has the added advantage of allowing significant logic reduction to occur in many applications.

The Ultra37000 macrocell features a feedback path to the PIM separate from the I/O pin input path. This means that if the macrocell is buried (fed back internally only), the associated I/O pin can still be used as an input.

Bus Hold Capabilities on all I/Os

Bus-hold, which is an improved version of the popular internal pull-up resistor, is a weak latch connected to the pin that does not degrade the device's performance. As a latch, bus-hold maintains the last state of a pin when the pin is placed in a high-impedance state, thus reducing system noise in bus-interface applications. Bus-hold additionally allows unused device pins to remain unconnected on the board, which is particularly useful during prototyping as designers can route new signals to the device without cutting trace connections to V_{CC} or GND. For more information, see the application note “Understanding Bus-Hold – A Feature of Cypress CPLDs.”

Programmable Slew Rate Control

Each output has a programmable configuration bit, which sets the output slew rate to fast or slow. For designs concerned with meeting FCC emissions standards the slow edge provides for lower system noise. For designs requiring very high performance the fast edge rate provides maximum system performance.




Figure 4. Input/Clock Macrocell

Clocking

Each I/O and buried macrocell has access to four synchronous clocks (CLK0, CLK1, CLK2 and CLK3) as well as an asynchronous product term clock PTCLK. Each input macrocell has access to all four synchronous clocks.

Dedicated Inputs/Clocks

Five pins on each member of the Ultra37000 family are designated as input-only. There are two types of dedicated inputs on Ultra37000 devices: input pins and input/clock pins. Figure 3 illustrates the architecture for input pins. Four input options are available for the user: combinatorial, registered, double-registered, or latched. If a registered or latched option is selected, any one of the input clocks can be selected for control.

Figure 4 illustrates the architecture for the input/clock pins. Like the input pins, input/clock pins can be combinatorial, registered, double-registered, or latched. In addition, these pins feed the clocking structures throughout the device. The clock path at the input has user-configurable polarity.

Product Term Clocking

In addition to the four synchronous clocks, the Ultra37000 family also has a product term clock for asynchronous clocking. Each logic block has an independent product term clock which is available to all 16 macrocells. Each product term clock also supports user configurable polarity selection.

Timing Model

One of the most important features of the Ultra37000 family is the simplicity of its timing. All delays are worst case and system performance is unaffected by the features used. Figure 5 illustrates the true timing model for the 167-MHz devices in high speed mode. For combinatorial paths, any input to any output incurs a 6.5-ns worst-case delay regardless of the amount of logic used. For synchronous systems, the input setup time to the output macrocells for any input is 3.5 ns and the clock to output time is also 4.0 ns. These measurements are for any output and synchronous clock, regardless of the logic used.

The Ultra37000 features:

- No fanout delays
- No expander delays
- No dedicated vs. I/O pin delays
- No additional delay through PIM
- No penalty for using 0–16 product terms
- No added delay for steering product terms
- No added delay for sharing product terms
- No routing delays
- No output bypass delays

The simple timing model of the Ultra37000 family eliminates unexpected performance penalties.




Figure 5. Timing Model for CY37128

JTAG and PCI Standards

PCI Compliance

5V operation of the Ultra37000 is fully compliant with the PCI Local Bus Specification published by the PCI Special Interest Group. The 3.3V products meet all PCI requirements except for the output 3.3V clamp, which is in direct conflict with 5V tolerance. The Ultra37000 family's simple and predictable timing model ensures compliance with the PCI AC specifications independent of the design.

IEEE 1149.1 Compliant JTAG

The Ultra37000 family has an IEEE 1149.1 JTAG interface for both Boundary Scan and ISR.

Boundary Scan

The Ultra37000 family supports Bypass, Sample/Preload, Ex-test, Icode, and Usercode boundary scan instructions. The JTAG interface is shown in Figure 6.




Figure 6. JTAG Interface

In-System Reprogramming (ISR)

In-System Reprogramming is the combination of the capability to program or reprogram a device on-board, and the ability to support design changes without changing the system timing or device pinout. This combination means design changes during debug or field upgrades do not cause board respins. The Ultra37000 family implements ISR by providing a JTAG compliant interface for on-board programming, robust routing resources for pinout flexibility, and a simple timing model for consistent system performance.

Development Software Support

Warp™

Warp is a state-of-the-art compiler and complete CPLD design tool. For design entry, Warp provides an IEEE-STD-1076/1164 VHDL text editor, an IEEE-STD-1364 Verilog text editor, and a graphical finite state machine editor. It provides optimized synthesis and fitting by replacing basic circuits with ones pre-optimized for the target device, by implementing logic in unused memory and by perfect communication between fitting and synthesis. To facilitate design and debugging, Warp provides graphical timing simulation and analysis.

Warp Professional™

Warp Professional contains several additional features. It provides an extra method of design entry with its graphical block diagram editor. It allows up to 5 ms timing simulation instead of only 2 ms. It allows comparison of waveforms before and after design changes.

Warp Enterprise™

Warp Enterprise provides even more features. It provides unlimited timing simulation and source-level behavioral simula-

tion as well as a debugger. It has the ability to generate graphical HDL blocks from HDL text. It can even generate testbenches.

Warp is available for PC and UNIX platforms. Some features are not available in the UNIX version. For further information see the Warp for PC, Warp for UNIX, Warp Professional and Warp Enterprise data sheets on Cypress's web site (www.cypress.com).

Third-Party Software

Although Warp is a complete CPLD development tool on its own, it interfaces with nearly every third party EDA tool. All major third-party software vendors provide support for the Ultra37000 family of devices. Refer to the third-party software data sheet or contact your local sales office for a list of currently supported third-party vendors.

Programming

There are four programming options available for Ultra37000 devices. The first method is to use a PC with the 37000 UltraISR programming cable and software. With this method, the ISR pins of the Ultra37000 devices are routed to a connector at the edge of the printed circuit board. The 37000 UltraISR programming cable is then connected between the parallel port of the PC and this connector. A simple configuration file instructs the ISR software of the programming operations to be performed on each of the Ultra37000 devices in the system. The ISR software then automatically completes all of the necessary data manipulations required to accomplish the programming, reading, verifying, and other ISR functions. For more information on the Cypress ISR Interface, see the ISR Programming Kit data sheet (CY3700i).

The second method for programming Ultra37000 devices is on automatic test equipment (ATE). This is accomplished through a file created by the ISR software. Check the Cypress website for the latest ISR software download information.



The third programming option for Ultra37000 devices is to utilize the embedded controller or processor that already exists in the system. The Ultra37000 ISR software assists in this method by converting the device JEDEC maps into the ISR serial stream that contains the ISR instruction information and the addresses and data of locations to be programmed. The embedded controller then simply directs this ISR stream to the chain of Ultra37000 devices to complete the desired reconfiguring or diagnostic operations. Contact your local sales office for information on availability of this option.



The fourth method for programming Ultra37000 devices is to use the same programmer that is currently being used to program FLASH370i devices.


For all pinout, electrical, and timing requirements, refer to device data sheets. For ISR cable and software specifications, refer to the UltraISR kit data sheet (CY3700i).


Third-Party Programmers


As with development software, Cypress support is available on a wide variety of third-party programmers. All major third-party programmers (including BP Micro, Data I/O, and SMS) support the Ultra37000 family.

Logic Block Diagrams
CY37032 / CY37032V

CY37064 / CY37064V (100-Lead TQFP)


Logic Block Diagrams (continued)
CY37128 / CY37128V (160-Lead TQFP)

CY37192 / CY37192V (160-Lead TQFP)


Logic Block Diagrams (continued)
CY37256 / CY37256V (256-Lead BGA)


Logic Block Diagrams (continued)
CY37384 / CY37384V (256-Lead BGA)


Logic Block Diagrams (continued)
CY37512 / CY37512V (352-Lead BGA)




5.0V Device Characteristics

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to +150°C
 Ambient Temperature with Power Applied..... -55°C to +125°C
 Supply Voltage to Ground Potential -0.5V to +7.0V

DC Voltage Applied to Outputs in High Z State..... -0.5V to +7.0V
 DC Input Voltage -0.5V to +7.0V
 DC Program Voltage 4.5 to 5.5V
 Current into Outputs 16 mA
 Static Discharge Voltage >2001V (per MIL-STD-883, Method 3015)
 Latch-Up Current..... >200 mA

Operating Range^[2]

Range	Ambient Temperature ^[2]	Junction Temperature	Output Condition	V _{CC}	V _{CCO}
Commercial	0°C to +70°C	0°C to +90°C	5V	5V ± 0.25V	5V ± 0.25V
			3.3V	5V ± 0.25V	3.3V ± 0.3V
Industrial	-40°C to +85°C	-40°C to +105°C	5V	5V ± 0.5V	5V ± 0.5V
			3.3V	5V ± 0.5V	3.3V ± 0.3V
Military ^[3]	-55°C to +125°C	-55°C to +130°C	5V	5V ± 0.5V	5V ± 0.5V
			3.3V	5V ± 0.5V	3.3V ± 0.3V

Notes:

2. Normal Programming Conditions apply across Ambient Temperature Range for specified programming methods. For more information on programming the Ultra37000 Family devices, please refer to the Application Note titled "An Introduction to In System Reprogramming with the Ultra37000."
3. T_A is the "Instant On" case temperature.

5.0V Device Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Typ.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min. I _{OH} = -3.2 mA (Com'I/Ind) ^[4]	2.4			V
		I _{OH} = -2.0 mA (Mil) ^[4]	2.4			V
V _{OHZ}	Output HIGH Voltage with Output Disabled ^[5]	V _{CC} = Max. I _{OH} = 0 μA (Com'I) ^[6]			4.2	V
		I _{OH} = 0 μA (Ind/Mil) ^[6]			4.5	V
		I _{OH} = -100 μA (Com'I) ^[6]			3.6	V
		I _{OH} = -150 μA (Ind/Mil) ^[6]			3.6	V
V _{OL}	Output LOW Voltage	V _{CC} = Min. I _{OL} = 16 mA (Com'I/Ind) ^[4]			0.5	V
		I _{OL} = 12 mA (Mil) ^[4]			0.5	V
V _{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs ^[7]	2.0		V _{CCmax}	V
V _{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs ^[7]	-0.5		0.8	V
I _{IX}	Input Load Current	V _I = GND OR V _{CC} , Bus-Hold Disabled	-10		10	μA
I _{OZ}	Output Leakage Current	V _O = GND or V _{CC} , Output Disabled, Bus-Hold Disabled	-50		50	μA
I _{OS}	Output Short Circuit Current ^[8, 5]	V _{CC} = Max., V _{OUT} = 0.5V	-30		-160	mA
I _{BHL}	Input Bus-Hold LOW Sustaining Current	V _{CC} = Min., V _{IL} = 0.8V	+75			μA
I _{BHH}	Input Bus-Hold HIGH Sustaining Current	V _{CC} = Min., V _{IH} = 2.0V	-75			μA
I _{BHLO}	Input Bus-Hold LOW Overdrive Current	V _{CC} = Max.			+500	μA
I _{BHHO}	Input Bus-Hold HIGH Overdrive Current	V _{CC} = Max.			-500	μA

Inductance^[5]

Parameter	Description	Test Conditions	44-Lead TQFP	44-Lead PLCC	44-Lead CLCC	84-Lead PLCC	84-Lead CLCC	100-Lead TQFP	160-Lead TQFP	208-Lead PQFP	Unit
L	Maximum Pin Inductance	V _{IN} = 5.0V at f = 1 MHz	2	5	2	8	5	8	9	11	nH

Capacitance^[5]

Parameter	Description	Test Conditions	Max.	Unit
C _{I/O}	Input/Output Capacitance	V _{IN} = 5.0V at f = 1 MHz at T _A = 25°C	10	pF
C _{CLK}	Clock Signal Capacitance	V _{IN} = 5.0V at f = 1 MHz at T _A = 25°C	12	pF
C _{DP}	Dual Function Pins ^[9]	V _{IN} = 5.0V at f = 1 MHz at T _A = 25°C	16	pF

Endurance Characteristics^[5]

Parameter	Description	Test Conditions	Min.	Typ.	Unit
N	Minimum Reprogramming Cycles	Normal Programming Conditions ^[2]	1,000	10,000	Cycles

Notes:

- I_{OH} = -2 mA, I_{OL} = 2 mA for TDO.
- Tested initially and after any design or process changes that may affect these parameters.
- When the I/O is output disabled, the bus-hold circuit can weakly pull the I/O to above 3.6V if no leakage current is allowed. Note that all I/Os are output disabled during ISR programming. Refer to the application note "Understanding Bus-Hold" for additional information.
- These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.
- Not more than one output should be tested at a time. Duration of the short circuit should not exceed 1 second. V_{OUT} = 0.5V has been chosen to avoid test problems caused by tester ground degradation.
- Dual pins are I/O with JTAG pins.

3.3V Device Characteristics

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied.....	-55°C to +125°C
Supply Voltage to Ground Potential.....	-0.5V to +4.6V

DC Voltage Applied to Outputs

in High Z State.....	-0.5V to +7.0V
DC Input Voltage	-0.5V to +7.0V
DC Program Voltage	3.0 to 3.6V
Current into Outputs	8 mA
Static Discharge Voltage	>2001V (per MIL-STD-883, Method 3015)
Latch-Up Current.....	>200 mA

Operating Range^[2]

Range	Ambient Temperature ^[2]	Junction Temperature	V _{CC}
Commercial	0°C to +70°C	0°C to +90°C	3.3V ± 0.3V
Industrial	-40°C to +85°C	-40°C to +105°C	3.3V ± 0.3V
Military ^[3]	-55°C to +125°C	-55°C to +130°C	3.3V ± 0.3V

3.3V Device Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min. I _{OH} = -4 mA (Com'l) ^[4] I _{OH} = -3 mA (Mil) ^[4]	2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min. I _{OL} = 8 mA (Com'l) ^[4] I _{OL} = 6 mA (Mil) ^[4]		0.5	V
V _{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs ^[7]	2.0	5.5	V
V _{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs ^[7]	-0.5	0.8	V
I _{IX}	Input Load Current	V _I = GND OR V _{CC} , Bus-Hold Disabled	-10	10	μA
I _{OZ}	Output Leakage Current	V _O = GND or V _{CC} , Output Disabled, Bus-Hold Disabled	-50	50	μA
I _{OS}	Output Short Circuit Current ^[8, 5]	V _{CC} = Max., V _{OUT} = 0.5V	-30	-160	mA
I _{BHL}	Input Bus-Hold LOW Sustaining Current	V _{CC} = Min., V _{IL} = 0.8V	+75		μA
I _{BHH}	Input Bus-Hold HIGH Sustaining Current	V _{CC} = Min., V _{IH} = 2.0V	-75		μA
I _{BHLO}	Input Bus-Hold LOW Overdrive Current	V _{CC} = Max.		+500	μA
I _{BHHO}	Input Bus-Hold HIGH Overdrive Current	V _{CC} = Max.		-500	μA

Inductance^[5]


Parameter	Description	Test Conditions	44-Lead TQFP	44-Lead PLCC	44-Lead CLCC	84-Lead PLCC	84-Lead CLCC	100-Lead TQFP	160-Lead TQFP	208-Lead PQFP	Unit
L	Maximum Pin Inductance	V _{IN} = 3.3V at f = 1 MHz	2	5	2	8	5	8	9	11	nH

Capacitance^[5]



Parameter	Description	Test Conditions	Max.	Unit
$C_{I/O}$	Input/Output Capacitance	$V_{IN} = 3.3V$ at $f = 1$ MHz at $T_A = 25^\circ C$	8	pF
C_{CLK}	Clock Signal Capacitance	$V_{IN} = 3.3V$ at $f = 1$ MHz at $T_A = 25^\circ C$	12	pF
C_{DP}	Dual Functional Pins ^[9]	$V_{IN} = 3.3V$ at $f = 1$ MHz at $T_A = 25^\circ C$	16	pF

Endurance Characteristics^[5]


Parameter	Description	Test Conditions	Min.	Typ.	Unit
N	Minimum Reprogramming Cycles	Normal Programming Conditions ^[2]	1,000	10,000	Cycles





AC Characteristics.
5.0V AC Test Loads and Waveforms


Equivalent to: THÉVENIN EQUIVALENT


3.3V AC Test Loads and Waveforms


Equivalent to: THÉVENIN EQUIVALENT



Parameter ^[10]	V _X	Output Waveform—Measurement Level
t _{ER(-)}	1.5V	
t _{ER(+)}	2.6V	
t _{EA(+)}	1.5V	
t _{EA(-)}	V _{the}	

(d) Test Waveforms

Note:

10. t_{ER} measured with 5-pF AC Test Load and t_{EA} measured with 35-pF AC Test Load.

Switching Characteristics Over the Operating Range^[11]

Parameter	Description	Unit
Combinatorial Mode Parameters		
$t_{PD}^{[12, 13, 14]}$	Input to Combinatorial Output	ns
$t_{PDL}^{[12, 13, 14]}$	Input to Output Through Transparent Input or Output Latch	ns
$t_{PDLL}^{[12, 13, 14]}$	Input to Output Through Transparent Input and Output Latches	ns
$t_{EA}^{[12, 13, 14]}$	Input to Output Enable	ns
$t_{ER}^{[10, 12]}$	Input to Output Disable	ns
Input Register Parameters		
t_{WL}	Clock or Latch Enable Input LOW Time ^[8]	ns
t_{WH}	Clock or Latch Enable Input HIGH Time ^[8]	ns
t_{IS}	Input Register or Latch Set-Up Time	ns
t_{IH}	Input Register or Latch Hold Time	ns
$t_{ICO}^{[12, 13, 14]}$	Input Register Clock or Latch Enable to Combinatorial Output	ns
$t_{ICOL}^{[12, 13, 14]}$	Input Register Clock or Latch Enable to Output Through Transparent Output Latch	ns
Synchronous Clocking Parameters		
$t_{CO}^{[13, 14]}$	Synchronous Clock (CLK ₀ , CLK ₁ , CLK ₂ , or CLK ₃) or Latch Enable to Output	ns
$t_S^{[12]}$	Set-Up Time from Input to Sync. Clk (CLK ₀ , CLK ₁ , CLK ₂ , or CLK ₃) or Latch Enable	ns
t_H	Register or Latch Data Hold Time	ns
$t_{CO2}^{[12, 13, 14]}$	Output Synchronous Clock (CLK ₀ , CLK ₁ , CLK ₂ , or CLK ₃) or Latch Enable to Combinatorial Output Delay (Through Logic Array)	ns
$t_{SCS}^{[12]}$	Output Synchronous Clock (CLK ₀ , CLK ₁ , CLK ₂ , or CLK ₃) or Latch Enable to Output Synchronous Clock (CLK ₀ , CLK ₁ , CLK ₂ , or CLK ₃) or Latch Enable (Through Logic Array)	ns
$t_{SL}^{[12]}$	Set-Up Time from Input Through Transparent Latch to Output Register Synchronous Clock (CLK ₀ , CLK ₁ , CLK ₂ , or CLK ₃) or Latch Enable	ns
t_{HL}	Hold Time for Input Through Transparent Latch from Output Register Synchronous Clock (CLK ₀ , CLK ₁ , CLK ₂ , or CLK ₃) or Latch Enable	ns
Product Term Clocking Parameters		
$t_{COPT}^{[12, 13, 14]}$	Product Term Clock or Latch Enable (PTCLK) to Output	ns
t_{SPT}	Set-Up Time from Input to Product Term Clock or Latch Enable (PTCLK)	ns
t_{HPT}	Register or Latch Data Hold Time	ns
$t_{ISPT}^{[12]}$	Set-Up Time for Buried Register used as an Input Register from Input to Product Term Clock or Latch Enable (PTCLK)	ns
t_{IHPT}	Buried Register Used as an Input Register or Latch Data Hold Time	ns
$t_{CO2PT}^{[12, 13, 14]}$	Product Term Clock or Latch Enable (PTCLK) to Output Delay (Through Logic Array)	ns
Pipelined Mode Parameters		
$t_{ICS}^{[12]}$	Input Register Synchronous Clock (CLK ₀ , CLK ₁ , CLK ₂ , or CLK ₃) to Output Register Synchronous Clock (CLK ₀ , CLK ₁ , CLK ₂ , or CLK ₃)	ns

Notes:

11. All AC parameters are measured with two outputs switching and 35-pF AC Test Load.
12. Logic Blocks operating in Low-Power Mode, add t_{LP} to this spec.
13. Outputs using Slow Output Slew Rate, add t_{SLEW} to this spec.
14. When $V_{CC0} = 3.3V$, add $t_{3,3IO}$ to this spec.

Switching Characteristics Over the Operating Range^[11] (continued)

Parameter	Description	Unit
Operating Frequency Parameters		
f_{MAX1}	Maximum Frequency with Internal Feedback (Lesser of $1/t_{SCS}$, $1/(t_S + t_H)$, or $1/t_{CO}$) ^[5]	MHz
f_{MAX2}	Maximum Frequency Data Path in Output Registered/Latched Mode (Lesser of $1/(t_{WL} + t_{WH})$, $1/(t_S + t_H)$, or $1/t_{CO}$) ^[5]	MHz
f_{MAX3}	Maximum Frequency with External Feedback (Lesser of $1/(t_{CO} + t_S)$ or $1/(t_{WL} + t_{WH})$) ^[5]	MHz
f_{MAX4}	Maximum Frequency in Pipelined Mode (Lesser of $1/(t_{CO} + t_{IS})$, $1/t_{ICS}$, $1/(t_{WL} + t_{WH})$, $1/(t_{IS} + t_{IH})$, or $1/t_{SCS}$) ^[5]	MHz
Reset/Preset Parameters		
t_{RW}	Asynchronous Reset Width ^[5]	ns
t_{RR} ^[12]	Asynchronous Reset Recovery Time ^[5]	ns
t_{RO} ^[12, 13, 14]	Asynchronous Reset to Output	ns
t_{PW}	Asynchronous Preset Width ^[5]	ns
t_{PR} ^[12]	Asynchronous Preset Recovery Time ^[5]	ns
t_{PO} ^[12, 13, 14]	Asynchronous Preset to Output	ns
User Option Parameters		
t_{LP}	Low Power Adder	ns
t_{SLEW}	Slow Output Slew Rate Adder	ns
$t_{3.3IO}$	3.3V I/O Mode Timing Adder ^[5]	ns
JTAG Timing Parameters		
$t_{S JTAG}$	Set-Up Time from TDI and TMS to TCK ^[5]	ns
$t_{H JTAG}$	Hold Time on TDI and TMS ^[5]	ns
$t_{CO JTAG}$	Falling Edge of TCK to TDO ^[5]	ns
f_{JTAG}	Maximum JTAG Tap Controller Frequency ^[5]	ns

Switching Characteristics Over the Operating Range^[11]

Parameter	200 MHz		167 MHz		154 MHz		143 MHz		125 MHz		100 MHz		83 MHz		66 MHz		Unit
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Combinatorial Mode Parameters																	
$t_{PD}^{[12, 13, 14]}$		6		6.5		7.5		8.5		10		12		15		20	ns
$t_{PDL}^{[12, 13, 14]}$		11		12.5		14.5		16		16.5		17		19		22	ns
$t_{PDLL}^{[12, 13, 14]}$		12		13.5		15.5		17		17.5		18		20		24	ns
$t_{EA}^{[12, 13, 14]}$		8		8.5		11		13		14		16		19		24	ns
$t_{ER}^{[10, 12]}$		8		8.5		11		13		14		16		19		24	ns
Input Register Parameters																	
t_{WL}	2.5		2.5		2.5		2.5		3		3		4		5		ns
t_{WH}	2.5		2.5		2.5		2.5		3		3		4		5		ns
t_{IS}	2		2		2		2		2		2.5		3		4		ns
t_{IH}	2		2		2		2		2		2.5		3		4		ns
$t_{ICO}^{[12, 13, 14]}$		11		11		11		12.5		12.5		16		19		24	ns
$t_{ICOL}^{[12, 13, 14]}$		12		12		12		14		16		18		21		26	ns
Synchronous Clocking Parameters																	
$t_{CO}^{[13, 14]}$		4		4		4.5		6		6.5 ^[15]		6.5 ^[16]		8 ^[17]		10	ns
$t_S^{[12]}$	4		4		5		5		5.5 ^[15]		6 ^[16]		8 ^[17]		10		ns
t_H	0		0		0		0		0		0		0		0		ns
$t_{CO2}^{[12, 13, 14]}$		9.5		10		11		12		14		16		19		24	ns
$t_{SCS}^{[12]}$	5		6		6.5		7		8 ^[15]		10		12		15		ns
$t_{SL}^{[12]}$	7.5		7.5		8.5		9		10		12		15		15		ns
t_{HL}	0		0		0		0		0		0		0		0		ns
Product Term Clocking Parameters																	
$t_{COPT}^{[12, 13, 14]}$		7		10		10		13		13		13		15		20	ns
t_{SPT}	2.5		2.5		2.5		3		5		5.5		6		7		ns
t_{HPT}	2.5		2.5		2.5		3		5		5.5		6		7		ns
$t_{ISPT}^{[12]}$	0		0		0		0		0		0		0		0		ns
t_{IHPT}	6		6.5		6.5		7.5		9		11		14		19		ns
$t_{CO2PT}^{[12, 13, 14]}$		12		14		15		19		19		21		24		30	ns
Pipelined Mode Parameters																	
$t_{ICS}^{[12]}$	5		6		6		7		8 ^[15]		10		12		15		ns
Operating Frequency Parameters																	
f_{MAX1}	200		167		154		143		125 ^[15]		100		83		66		MHz
f_{MAX2}	200		200		200		167		154		153 ^[16]		125 ^[17]		100		MHz
f_{MAX3}	125		125		105		91		83		80 ^[16]		62.5		50		MHz
f_{MAX4}	167		167		154		125		118		100		83		66		MHz

Notes:




15. The following values correspond to the CY37512 and CY37384 devices: $t_{CO} = 5$ ns, $t_S = 6.5$ ns, $t_{SCS} = 8.5$ ns, $t_{ICS} = 8.5$ ns, $f_{MAX1} = 118$ MHz.
16. The following values correspond to the CY37192V and CY37256V devices: $t_{CO} = 6$ ns, $t_S = 7$ ns, $f_{MAX2} = 143$ MHz, $f_{MAX3} = 77$ MHz, and $f_{MAX4} = 100$ MHz; and for the CY37512 devices: $t_S = 7$ ns.
17. The following values correspond to the CY37512V and CY37384V devices: $t_{CO} = 6.5$ ns, $t_S = 9.5$ ns, and $f_{MAX2} = 105$ MHz.




Switching Characteristics Over the Operating Range^[11] (continued)




Parameter	200 MHz		167 MHz		154 MHz		143 MHz		125 MHz		100 MHz		83 MHz		66 MHz		Unit
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Reset/Preset Parameters																	
t _{RW}	8		8		8		8		10		12		15		20		ns
t _{RR} ^[12]	10		10		10		10		12		14		17		22		ns
t _{RO} ^[12, 13, 14]		12		13		13		14		15		18		21		26	ns
t _{PW}	8		8		8		8		10		12		15		20		ns
t _{PR} ^[12]	10		10		10		10		12		14		17		22		ns
t _{PO} ^[12, 13, 14]		12		13		13		14		15		18		21		26	ns
User Option Parameters																	
t _{LP}		2.5		2.5		2.5		2.5		2.5		2.5		2.5		2.5	ns
t _{SLEW}		3		3		3		3		3		3		3		3	ns
t _{3.3IO} ^[18]		0.3		0.3		0.3		0.3		0.3		0.3		0.3		0.3	ns
JTAG Timing Parameters																	
t _{S JTAG}	0		0		0		0		0		0		0		0		ns
t _{H JTAG}	20		20		20		20		20		20		20		20		ns
t _{CO JTAG}		20		20		20		20		20		20		20		20	ns
f _{JTAG}		20		20		20		20		20		20		20		20	MHz




Note:


18. Only applicable to the 5V devices.

Switching Waveforms
Combinatorial Output

Registered Output with Synchronous Clocking

**Registered Output with Product Term Clocking
Input Going Through the Array**



Switching Waveforms (continued)
**Registered Output with Product Term Clocking
Input Coming From Adjacent Buried Register**

Latched Output

Registered Input


Switching Waveforms (continued)
Clock to Clock

Latched Input

Latched Input and Output



Switching Waveforms (continued)
Asynchronous Reset

Asynchronous Preset

Output Enable/Disable


Power Consumption
Typical 5.0V Power Consumption
CY37032



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.
 $V_{CC} = 5.0V$, $T_A = \text{Room Temperature}$

CY37064



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.
 $V_{CC} = 5.0V$, $T_A = \text{Room Temperature}$

Typical 5.0V Power Consumption (continued)
CY37128



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.
 $V_{CC} = 5.0V$, $T_A = \text{Room Temperature}$

CY37192



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.
 $V_{CC} = 5.0V$, $T_A = \text{Room Temperature}$

Typical 5.0V Power Consumption (continued)
CY37256



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.
 $V_{CC} = 5.0V$, $T_A = \text{Room Temperature}$

CY37384



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.
 $V_{CC} = 5.0V$, $T_A = \text{Room Temperature}$

Typical 5.0V Power Consumption (continued)
CY37512



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.
 $V_{CC} = 5.0V$, $T_A = \text{Room Temperature}$

Typical 3.3V Power Consumption
CY37032V



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.
 $V_{CC} = 3.3V$, $T_A = \text{Room Temperature}$

Typical 3.3V Power Consumption (continued)
CY37064V



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.
 $V_{CC} = 3.3V$, $T_A = \text{Room Temperature}$

CY37128V



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.
 $V_{CC} = 3.3V$, $T_A = \text{Room Temperature}$

Typical 3.3V Power Consumption (continued)
CY37192V



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.
 $V_{CC} = 3.3V$, $T_A = \text{Room Temperature}$

CY37256V




The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.
 $V_{CC} = 3.3V$, $T_A = \text{Room Temperature}$

Typical 3.3V Power Consumption (continued)
CY37384V


The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.
 $V_{CC} = 3.3V$, $T_A = \text{Room Temperature}$

CY37512V



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.
 $V_{CC} = 3.3V$, $T_A = \text{Room Temperature}$

Pin Configurations^[19]
44-Pin TQFP (A44)
Top View

44-Pin PLCC (J67) / CLCC (Y67)
Top View

Note:


19. For 3.3V versions (Ultra37000V), V_{CC0} = V_{CC}.

Pin Configurations^[19] (continued)
**48-Ball Fine-Pitch BGA (BA50)
Top View**

	1	2	3	4	5	6	7	8
A	I/O ₅ TCK	V _{CC}	I/O ₃	I/O ₁	I/O ₃₁	I/O ₃₀	V _{CC}	I/O ₂₇ TDI
B	V _{CC}	I/O ₄	I/O ₂	I/O ₀	I/O ₂₉	I/O ₂₈	I/O ₂₆	CLK ₁ / I ₄
C	CLK ₂ / I ₀	I/O ₇	I/O ₆	GND	GND	I/O ₂₅	I/O ₂₄	I ₃
D	JTAG _{EN}	I/O ₈	I/O ₉	GND	GND	I/O ₂₂	I/O ₂₃	CLK ₃ / I ₂
E	CLK ₀ / I ₁	I/O ₁₂	I/O ₁₁	I/O ₁₀	I/O ₁₆	I/O ₂₀	I/O ₂₁	V _{CC}
F	I/O ₁₃ TMS	V _{CC}	I/O ₁₄	I/O ₁₅	I/O ₁₇	I/O ₁₈	V _{CC}	I/O ₁₉ TDO

Pin Configurations^[19] (continued)
84-Lead PLCC (J83) / CLCC (Y84)
Top View

Note:

20. This pin is a N/C, but Cypress recommends that you connect it to V_{CC} to ensure future compatibility.


Pin Configurations^[19] (continued)
**100-Lead TQFP (A100)
Top View**


Pin Configurations^[19] (continued)
100-Ball Fine-Pitch BGA (BB100)
for CY37064V
Top View


	1	2	3	4	5	6	7	8	9	10
A	NC	NC	I/O ₇	I/O ₅	I/O ₂	I/O ₆₂	I/O ₆₀	I/O ₅₈	I/O ₅₇	I/O ₅₆
B	I/O ₉	I/O ₈	I/O ₆	I/O ₄	I/O ₁	I/O ₆₃	V _{CC}	I/O ₅₉	I/O ₅₅	NC
C	I/O ₁₀	TCK	V _{CC}	I/O ₃	NC	NC	I/O ₆₁	V _{CC}	TDI	I/O ₅₄
D	I/O ₁₁	NC	I/O ₁₂	I/O ₁₃	I/O ₀	NC	I/O ₅₁	I/O ₅₂	CLK ₃ / I ₄	I/O ₅₃
E	I/O ₁₄	CLK ₀ / I ₀	I/O ₁₅	NC	GND	GND	I/O ₄₈	I/O ₄₉	CLK ₂ / I ₃	I/O ₅₀
F	I/O ₁₇	NC	NC	I/O ₁₆	GND	GND	NC	NC	I ₂	I/O ₄₇
G	I/O ₂₂	CLK ₁ / I ₁	I/O ₂₁	I/O ₁₉	I/O ₁₈	I/O ₄₆	I/O ₄₅	I/O ₄₄	NC	I/O ₄₃
H	I/O ₂₃	TMS	V _{CC}	I/O ₂₀	NC	I/O ₃₂	I/O ₄₂	V _{CC}	TDO	I/O ₄₁
J	NC	I/O ₂₆	I/O ₂₈	NC	I/O ₃₁	I/O ₃₃	I/O ₃₅	I/O ₃₇	I/O ₃₉	I/O ₄₀
K	I/O ₂₄	I/O ₂₅	I/O ₂₇	I/O ₂₉	I/O ₃₀	I/O ₃₄	I/O ₃₆	I/O ₃₈	NC	NC

100-Ball Fine-Pitch BGA (BB100)
for CY37128V
Top View

	1	2	3	4	5	6	7	8	9	10
A	NC	I/O ₉	I/O ₈	I/O ₆	I/O ₃	I/O ₇₆	I/O ₇₄	I/O ₇₂	I/O ₇₁	I/O ₇₀
B	I/O ₁₁	I/O ₁₀	I/O ₇	I/O ₅	I/O ₂	I/O ₇₇	V _{CC}	I/O ₇₃	I/O ₆₈	I/O ₆₉
C	I/O ₁₂	I/O ₁₃ TCK	V _{CC}	I/O ₄	I/O ₁	I/O ₇₈	I/O ₇₅	V _{CC}	I/O ₆₇ TDI	I/O ₆₆
D	I/O ₁₄	V _{CC}	I/O ₁₅	I/O ₁₆	I/O ₀	I/O ₇₉	I/O ₆₃	I/O ₆₄	CLK ₃ / I ₄	I/O ₆₅
E	I/O ₁₇	CLK ₀ / I ₀	I/O ₁₈	I/O ₁₉	GND	GND	I/O ₆₀	I/O ₆₁	CLK ₂ / I ₃	I/O ₆₂
F	I/O ₂₂	JTAGEN	I/O ₂₁	I/O ₂₀	GND	GND	I/O ₅₉	I/O ₅₈	I ₂	I/O ₅₇
G	I/O ₂₇	CLK ₁ / I ₁	I/O ₂₆	I/O ₂₄	I/O ₂₃	I/O ₅₆	I/O ₅₅	I/O ₅₄	V _{CC}	I/O ₅₃
H	I/O ₂₈	I/O ₃₃ TMS	V _{CC}	I/O ₂₅	I/O ₃₉	I/O ₄₀	I/O ₅₂	V _{CC}	I/O ₄₇ TDO	I/O ₅₁
J	I/O ₂₉	I/O ₃₂	I/O ₃₅	V _{CC}	I/O ₃₈	I/O ₄₁	I/O ₄₃	I/O ₄₅	I/O ₄₈	I/O ₅₀
K	I/O ₃₀	I/O ₃₁	I/O ₃₄	I/O ₃₆	I/O ₃₇	I/O ₄₂	I/O ₄₄	I/O ₄₆	I/O ₄₉	NC

Pin Configurations^[19] (continued)
**160-Lead TQFP (A160) / CQFP (U162)
for CY37128(V) and CY37256(V)
Top View**


Pin Configurations^[19] (continued)
**160-Lead TQFP (A160) for CY37192(V)
Top View**


Pin Configurations^[19] (continued)
**208-Lead PQFP (N208) / CQFP (U208)
Top View**


Pin Configurations^[19] (continued)
256-Ball PBGA (BG256)
Top View

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20		
A	GND	I/O ₂₁	NC	I/O ₁₆	I/O ₁₂	I/O ₉	I/O ₇	I/O ₄	I/O ₀	I/O ₁₉₀	I/O ₁₈₉	I/O ₁₈₆	I/O ₁₈₂	NC	I/O ₁₇₈	I/O ₁₇₅	NC	NC	I/O ₁₆₉	I/O ₁₆₈	A	
B	I/O ₂₃	I/O ₂₀	I/O ₁₉	I/O ₁₈	I/O ₁₅	I/O ₁₁	I/O ₈	I/O ₅	I/O ₁	I/O ₁₉₁	I/O ₁₈₇	I/O ₁₈₅	I/O ₁₈₁	NC	NC	I/O ₁₇₄	I/O ₁₇₁	I/O ₁₇₀	NC	I/O ₁₆₆	B	
C	NC	NC	I/O ₂₂	NC	I/O ₁₇	I/O ₁₄	I/O ₁₀	I/O ₆	I/O ₂	NC	I/O ₁₈₈	I/O ₁₈₄	I/O ₁₈₀	I/O ₁₇₉	I/O ₁₇₆	I/O ₁₇₃	I/O ₁₇₂	I/O ₁₆₇	I/O ₁₆₅	I/O ₁₆₂	C	
D	I/O ₂₄	NC	NC	GND	NC	V _{CC0}	I/O ₁₃	GND	I/O ₃	NC	V _{CC}	I/O ₁₈₃	GND	I/O ₁₇₇	V _{CC0}	NC	GND	I/O ₁₆₄	TDI	I/O ₁₆₀	D	
E	I/O ₂₇	I/O ₂₆	I/O ₂₅	NC													I/O ₁₆₃	I/O ₁₆₁	I/O ₁₅₉	I/O ₁₅₆	E	
F	I/O ₃₀	TCK	I/O ₂₈	V _{CC0}													V _{CC0}	I/O ₁₅₈	NC	I/O ₁₅₄	F	
G	I/O ₃₃	I/O ₃₂	I/O ₃₁	I/O ₂₉													I/O ₁₅₇	I/O ₁₅₅	I/O ₁₅₃	I/O ₁₅₂	G	
H	I/O ₃₅	NC	I/O ₃₄	GND													GND	I/O ₁₅₁	I/O ₁₅₀	I/O ₁₄₉	H	
J	I/O ₃₉	I/O ₃₈	I/O ₃₇	I/O ₃₆													GND	I/O ₁₄₈	I/O ₁₄₇	I/O ₁₄₆	I/O ₁₄₅	J
K	I/O ₄₂	I/O ₄₀	I/O ₄₁	V _{CC}													GND	I/O ₁₄₄	CLK ₃ /I ₄	NC	NC	K
L	I/O ₄₃	I/O ₄₄	I/O ₄₅	I/O ₄₆													GND	V _{CC}	CLK ₂ /I ₃	I/O ₁₄₃	NC	L
M	I/O ₄₇	CLK ₀ /I ₀	CLK ₁ /I ₁	I/O ₄₈													GND	I/O ₁₃₉	I/O ₁₄₀	I/O ₁₄₁	I/O ₁₄₂	M
N	I/O ₄₉	I/O ₅₀	I/O ₅₁	GND													GND	I/O ₁₃₆	I/O ₁₃₇	I/O ₁₃₈	N	
P	I/O ₅₂	I/O ₅₃	I/O ₅₅	I/O ₅₈													I/O ₁₃₁	I/O ₁₃₃	I/O ₁₃₄	I/O ₁₃₅	P	
R	I/O ₅₄	I/O ₅₆	I/O ₅₉	V _{CC0}													V _{CC0}	I/O ₁₃₀	NC	I/O ₁₃₂	R	
T	I/O ₅₇	I/O ₆₀	I/O ₆₂	I/O ₆₅													I/O ₁₂₄	I/O ₁₂₇	I/O ₁₂₈	I/O ₁₂₉	T	
U	I/O ₆₁	I/O ₆₃	I/O ₆₆	GND	I/O ₇₆	V _{CC0}	I/O ₈₂	GND	I/O ₉₁	V _{CC}	I/O ₉₈	I/O ₁₀₂	GND	I/O ₁₁₂	V _{CC0}	NC	GND	I/O ₁₂₃	I/O ₁₂₂	I/O ₁₂₆	U	
V	I/O ₆₄	I/O ₆₇	I/O ₆₉	I/O ₇₅	I/O ₇₈	I/O ₈₁	I/O ₈₅	I/O ₈₈	I/O ₉₂	I ₂	I/O ₉₇	I/O ₁₀₁	I/O ₁₀₅	I/O ₁₀₉	I/O ₁₁₃	TD0	I/O ₁₁₄	I/O ₁₁₇	I/O ₁₂₁	I/O ₁₂₅	V	
W	I/O ₆₈	I/O ₇₀	I/O ₇₂	I/O ₇₄	I/O ₇₉	I/O ₈₃	I/O ₈₆	I/O ₈₉	I/O ₉₃	I/O ₉₅	I/O ₉₆	I/O ₁₀₀	I/O ₁₀₄	I/O ₁₀₇	I/O ₁₁₀	NC	NC	I/O ₁₁₅	I/O ₁₁₈	I/O ₁₂₀	W	
Y	I/O ₇₁	I/O ₇₃	I/O ₇₇	TMS	I/O ₈₀	I/O ₈₄	I/O ₈₇	I/O ₉₀	I/O ₉₄	NC	NC	I/O ₉₉	I/O ₁₀₃	I/O ₁₀₆	I/O ₁₀₈	I/O ₁₁₁	NC	NC	I/O ₁₁₆	I/O ₁₁₉	Y	

Pin Configurations^[19] (continued)
**256-Ball Fine-Pitch BGA (BB256)
Top View**


	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
A	GND	GND	I/O ₂₆	I/O ₂₄	I/O ₂₀	V _{CC}	I/O ₁₁	GND	GND	I/O ₁₈₆	V _{CC}	I/O ₁₇₇	I/O ₁₇₂	I/O ₁₆₇	GND	GND
B	GND	I/O ₂₇	I/O ₂₅	I/O ₂₃	I/O ₁₉	I/O ₁₅	I/O ₁₀	GND	GND	I/O ₁₈₅	I/O ₁₈₁	I/O ₁₇₆	I/O ₁₇₁	I/O ₁₆₆	I/O ₁₆₅	GND
C	I/O ₂₉	I/O ₂₈	NC	I/O ₂₂	I/O ₁₈	I/O ₁₄	I/O ₉	I/O ₄	I/O ₁₉₁	I/O ₁₈₄	I/O ₁₈₀	I/O ₁₇₅	I/O ₁₇₀	NC	I/O ₁₆₃	I/O ₁₆₄
D	I/O ₃₂	I/O ₃₁	I/O ₃₀	NC	I/O ₁₇	I/O ₁₃	I/O ₈	I/O ₃	I/O ₁₉₀	I/O ₁₈₃	I/O ₁₇₉	I/O ₁₇₄	I/O ₁₆₉	I/O ₁₆₀	I/O ₁₆₁	I/O ₁₆₂
E	I/O ₃₅	I/O ₃₄	I/O ₃₃	I/O ₂₁	I/O ₁₆	I/O ₁₂	I/O ₇	I/O ₂	I/O ₁₈₉	V _{CC}	I/O ₁₇₈	I/O ₁₇₃	I/O ₁₆₈	I/O ₁₅₇	I/O ₁₅₈	I/O ₁₅₉
F	V _{CC}	I/O ₃₈	I/O ₃₇	I/O ₃₆	TCK	V _{CC}	I/O ₆	I/O ₁	I/O ₁₈₈	I/O ₁₈₂	V _{CC}	TDI	I/O ₁₅₄	I/O ₁₅₅	I/O ₁₅₆	V _{CC}
G	I/O ₄₃	I/O ₄₂	I/O ₄₁	I/O ₄₀	V _{CC}	I/O ₃₉	I/O ₅	I/O ₀	I/O ₁₈₇	I/O ₁₄₈	I/O ₁₄₉	CLK ₃ /I ₄	I/O ₁₅₀	I/O ₁₅₁	I/O ₁₅₂	I/O ₁₅₃
H	GND	GND	I/O ₄₇	I/O ₄₆	CLK ₀ /I ₀	I/O ₄₅	I/O ₄₄	GND	GND	I/O ₁₄₄	I/O ₁₄₅	CLK ₂ /I ₃	I/O ₁₄₆	I/O ₁₄₇	GND	GND
J	GND	GND	I/O ₅₁	I/O ₅₀	NC	I/O ₄₉	I/O ₄₈	GND	GND	I/O ₁₄₀	I/O ₁₄₁	I ₂	I/O ₁₄₂	I/O ₁₄₃	GND	GND
K	I/O ₅₇	I/O ₅₆	I/O ₅₅	I/O ₅₄	CLK ₁ /I ₁	I/O ₅₃	I/O ₅₂	I/O ₉₁	I/O ₉₆	I/O ₁₀₁	I/O ₁₃₅	V _{CC}	I/O ₁₃₆	I/O ₁₃₇	I/O ₁₃₈	I/O ₁₃₉
L	V _{CC}	I/O ₆₀	I/O ₅₉	I/O ₅₈	TMS	V _{CC}	I/O ₈₆	I/O ₉₂	I/O ₉₇	I/O ₁₀₂	V _{CC}	TDO	I/O ₁₃₂	I/O ₁₃₃	I/O ₁₃₄	V _{CC}
M	I/O ₆₃	I/O ₆₂	I/O ₆₁	I/O ₇₂	I/O ₇₇	I/O ₈₂	V _{CC}	I/O ₉₃	I/O ₉₈	I/O ₁₀₃	I/O ₁₀₈	I/O ₁₁₂	I/O ₁₁₇	I/O ₁₂₉	I/O ₁₃₀	I/O ₁₃₁
N	I/O ₆₆	I/O ₆₅	I/O ₆₄	I/O ₇₃	I/O ₇₈	I/O ₈₃	I/O ₈₇	I/O ₉₄	I/O ₉₉	I/O ₁₀₄	I/O ₁₀₉	I/O ₁₁₃	NC	I/O ₁₂₆	I/O ₁₂₇	I/O ₁₂₈
P	I/O ₆₈	I/O ₆₇	NC	I/O ₇₄	I/O ₇₉	I/O ₈₄	I/O ₈₈	I/O ₉₅	I/O ₁₀₀	I/O ₁₀₅	I/O ₁₁₀	I/O ₁₁₄	I/O ₁₁₈	NC	I/O ₁₂₄	I/O ₁₂₅
R	GND	I/O ₆₉	I/O ₇₀	I/O ₇₅	I/O ₈₀	I/O ₈₅	I/O ₈₉	GND	GND	I/O ₁₀₆	I/O ₁₁₁	I/O ₁₁₅	I/O ₁₁₉	I/O ₁₂₁	I/O ₁₂₃	GND
T	GND	GND	I/O ₇₁	I/O ₇₆	I/O ₈₁	V _{CC}	I/O ₉₀	GND	GND	I/O ₁₀₇	V _{CC}	I/O ₁₁₆	I/O ₁₂₀	I/O ₁₂₂	GND	GND

Pin Configurations^[19] (continued)
**352-Lead BGA (BG352)
Top View**

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26
A	GND	GND	I/O ₁₉	I/O ₁₅	I/O ₁₃	I/O ₃₄	I/O ₃₁	I/O ₂₈	I/O ₂₅	I/O ₁₀	I/O ₇	I/O ₄	I/O ₁	I/O ₂₆₃	I/O ₂₆₀	I/O ₂₅₇	I/O ₂₅₄	I/O ₂₃₉	I/O ₂₃₇	I/O ₂₃₂	I/O ₂₂₉	I/O ₂₅₀	I/O ₂₄₈	I/O ₂₄₄	GND	GND
B	GND	NC	I/O ₁₈	I/O ₁₇	I/O ₁₄	I/O ₃₅	I/O ₃₂	I/O ₂₉	I/O ₂₆	I/O ₁₁	I/O ₈	I/O ₅	I/O ₂	V _{CC}	I/O ₂₆₁	I/O ₂₅₈	I/O ₂₅₅	I/O ₂₅₂	I/O ₂₃₄	I/O ₂₃₁	I/O ₂₂₈	I/O ₂₄₉	I/O ₂₄₆	I/O ₂₄₅	I/O ₂₄₀	GND
C	I/O ₂₃	I/O ₃₈	I/O ₃₇	I/O ₁₆	I/O ₁₂	I/O ₃₃	I/O ₃₀	I/O ₂₇	I/O ₂₄	I/O ₉	I/O ₆	I/O ₃	I/O ₀	I/O ₂₆₂	I/O ₂₅₉	I/O ₂₅₆	I/O ₂₅₃	I/O ₂₃₈	I/O ₂₃₅	I/O ₂₃₃	I/O ₂₃₀	I/O ₂₅₁	I/O ₂₄₇	I/O ₂₂₅	I/O ₂₂₄	I/O ₂₂₇
D	I/O ₃₉	I/O ₄₀	I/O ₃₆	NC	NC	I/O ₂₁	I/O ₂₀	V _{CCO}	V _{CCO}	NC	GND	GND	V _{CCO}	V _{CCO}	GND	GND	NC	V _{CCO}	V _{CCO}	I/O ₂₃₆	I/O ₂₄₃	NC	NC	I/O ₂₂₆	I/O ₂₂₂	I/O ₂₂₃
E	I/O ₄₂	TCK	I/O ₄₁	NC																			NC	TDI	I/O ₂₂₁	I/O ₂₂₀
F	I/O ₄₅	I/O ₄₄	I/O ₄₃	I/O ₂₂																			I/O ₂₄₂	I/O ₂₁₉	I/O ₂₁₈	I/O ₂₁₇
G	I/O ₄₈	I/O ₄₇	I/O ₄₆	I/O ₆₃																			I/O ₂₄₁	I/O ₂₁₆	I/O ₂₁₅	I/O ₂₁₄
H	I/O ₄₉	I/O ₅₀	I/O ₅₁	V _{CCO}																			V _{CCO}	I/O ₂₁₁	I/O ₂₁₂	I/O ₂₁₃
J	I/O ₅₂	I/O ₅₃	I/O ₅₄	V _{CCO}																			V _{CCO}	I/O ₂₀₈	I/O ₂₀₉	I/O ₂₁₀
K	I/O ₅₅	I/O ₅₆	I/O ₅₇	NC																			NC	I/O ₂₀₅	I/O ₂₀₆	I/O ₂₀₇
L	I ₀	I/O ₅₉	I/O ₅₈	GND							GND	GND	GND	GND	GND	GND							GND	I/O ₂₀₄	I ₄	I/O ₁₉₇
M	I/O ₆₁	I/O ₆₀	I ₁	GND							GND	GND	GND	GND	GND	GND							GND	I ₃	I/O ₂₀₃	I/O ₂₀₂
N	I/O ₆₄	V _{CC}	I/O ₆₂	V _{CCO}							GND	GND	GND	GND	GND	GND							V _{CCO}	I/O ₂₀₁	I/O ₂₀₀	I/O ₁₉₉
P	I/O ₆₅	I/O ₆₆	I/O ₆₇	V _{CCO}							GND	GND	GND	GND	GND	GND							V _{CCO}	I/O ₁₉₆	V _{CC}	I/O ₁₉₈
R	I/O ₆₈	I/O ₆₉	I/O ₇₀	GND							GND	GND	GND	GND	GND	GND							GND	I/O ₁₉₃	I/O ₁₉₄	I/O ₁₉₅
T	I/O ₇₁	I/O ₈₄	I/O ₈₅	GND							GND	GND	GND	GND	GND	GND							GND	I/O ₁₇₈	I/O ₁₇₉	I/O ₁₉₂
U	I/O ₈₈	I/O ₈₇	I/O ₈₆	NC																			NC	I/O ₁₇₇	I/O ₁₇₆	I/O ₁₇₅
V	I/O ₉₁	I/O ₉₀	I/O ₈₉	V _{CCO}																			V _{CCO}	I/O ₁₇₄	I/O ₁₇₃	I/O ₁₇₂
W	I/O ₉₄	I/O ₉₃	I/O ₉₂	V _{CCO}																			V _{CCO}	I/O ₁₇₁	I/O ₁₇₀	I/O ₁₆₉
Y	I/O ₉₅	I/O ₇₂	I/O ₇₃	I/O ₁₁₀																			I/O ₁₅₃	I/O ₁₉₀	I/O ₁₉₁	I/O ₁₆₈
AA	I/O ₇₄	I/O ₇₅	I/O ₇₆	I/O ₁₁₁																			I/O ₁₅₂	I/O ₁₈₇	I/O ₁₈₈	I/O ₁₈₉
AB	I/O ₇₇	I/O ₇₈	I/O ₇₉	N/C																			NC	I/O ₁₈₄	I/O ₁₈₅	I/O ₁₈₆
AC	I/O ₈₁	I/O ₈₀	I/O ₁₀₈	N/C	NC	I/O ₁₁₂	I/O ₁₁₃	V _{CCO}	V _{CCO}	NC	GND	GND	V _{CCO}	V _{CCO}	GND	GND	NC	V _{CCO}	V _{CCO}	I/O ₁₅₀	I/O ₁₅₁	NC	NC	I/O ₁₅₅	I/O ₁₈₃	I/O ₁₈₂
AD	I/O ₁₀₉	I/O ₈₂	I/O ₈₃	I/O ₁₁₇	I/O ₉₇	I/O ₁₀₀	I/O ₁₀₂	I/O ₁₀₅	I/O ₁₂₀	I/O ₁₂₃	I/O ₁₂₆	I/O ₁₂₉	I ₂	I/O ₁₃₃	I/O ₁₃₆	I/O ₁₃₉	I/O ₁₄₂	I/O ₁₅₇	I/O ₁₅₉	I/O ₁₆₁	I/O ₁₆₃	I/O ₁₆₆	I/O ₁₄₆	I/O ₁₈₀	I/O ₁₈₁	I/O ₁₅₄
AE	GND	NC	I/O ₁₁₅	I/O ₁₁₆	I/O ₁₁₉	I/O ₉₈	I/O ₁₀₁	I/O ₁₀₃	I/O ₁₀₆	I/O ₁₂₁	I/O ₁₂₄	I/O ₁₂₇	V _{CC}	I/O ₁₃₀	I/O ₁₃₄	I/O ₁₃₇	I/O ₁₄₀	I/O ₁₄₃	I/O ₁₆₀	I/O ₁₆₂	I/O ₁₆₅	I/O ₁₄₄	I/O ₁₄₇	I/O ₁₄₈	NC	GND
AF	GND	GND	I/O ₁₁₄	I/O ₁₁₈	I/O ₉₆	I/O ₉₉	TMS	I/O ₁₀₄	I/O ₁₀₇	I/O ₁₂₂	I/O ₁₂₅	I/O ₁₂₈	I/O ₁₃₁	I/O ₁₃₂	I/O ₁₃₅	I/O ₁₃₈	I/O ₁₄₁	I/O ₁₅₆	I/O ₁₅₈	TDO	I/O ₁₆₄	I/O ₁₆₇	I/O ₁₄₅	I/O ₁₄₉	GND	GND

Pin Configurations^[19] (continued)
**400-Ball Fine-Pitch BGA (BB400)
Top View**

A	GND	GND	NC	I/O ₁₇	I/O ₁₆	I/O ₁₄	I/O ₂₉	V _{CC}	I/O ₁₁	GND	GND	I/O ₂₅₇	V _{CC}	I/O ₂₃₉	I/O ₂₃₃	I/O ₂₃₂	I/O ₂₃₀	NC	GND	GND
B	GND	GND	GND	NC	I/O ₁₅	I/O ₁₃	I/O ₂₈	V _{CC}	I/O ₁₀	GND	GND	I/O ₂₅₆	V _{CC}	I/O ₂₃₈	I/O ₂₃₁	I/O ₂₂₉	NC	GND	GND	GND
C	NC	GND	GND	GND	I/O ₂₀	I/O ₁₂	I/O ₂₇	V _{CC}	I/O ₉	GND	GND	I/O ₂₅₅	V _{CC}	I/O ₂₃₇	I/O ₂₂₈	I/O ₂₄₅	GND	GND	GND	NC
D	I/O ₄₄	NC	GND	I/O ₂₁	I/O ₁₉	I/O ₁₈	I/O ₂₆	I/O ₂₅	I/O ₈	GND	GND	I/O ₂₅₄	I/O ₂₃₅	I/O ₂₃₆	I/O ₂₅₁	I/O ₂₄₄	I/O ₂₄₃	GND	NC	I/O ₂₂₇
E	I/O ₄₆	I/O ₄₃	I/O ₂₃	I/O ₂₂	NC	I/O ₃₅	I/O ₃₄	I/O ₂₄	I/O ₇	I/O ₄	I/O ₂₆₃	I/O ₂₅₃	I/O ₂₃₄	I/O ₂₅₀	I/O ₂₄₈	NC	I/O ₂₄₁	I/O ₂₄₂	I/O ₂₂₅	I/O ₂₂₆
F	I/O ₄₇	I/O ₄₅	I/O ₄₂	I/O ₄₁	I/O ₄₀	NC	I/O ₃₃	I/O ₃₂	I/O ₆	I/O ₃	I/O ₂₆₂	I/O ₂₅₂	I/O ₂₄₉	I/O ₂₄₇	I/O ₂₂₀	I/O ₂₂₁	I/O ₂₄₀	I/O ₂₂₂	I/O ₂₂₃	I/O ₂₂₄
G	I/O ₅₃	I/O ₅₂	I/O ₅₁	I/O ₅₀	I/O ₃₉	I/O ₃₈	I/O ₃₇	I/O ₃₁	I/O ₅	I/O ₂	I/O ₂₆₁	V _{CC}	I/O ₂₄₆	I/O ₂₁₇	I/O ₂₁₈	I/O ₂₁₉	I/O ₂₁₂	I/O ₂₁₃	I/O ₂₁₄	I/O ₂₁₅
H	V _{CC}	V _{CC}	V _{CC}	I/O ₄₉	I/O ₄₈	I/O ₃₆	TCK	V _{CC}	I/O ₃₀	I/O ₁	I/O ₂₅₉	I/O ₂₆₀	V _{CC}	TDI	I/O ₂₁₆	I/O ₂₁₀	I/O ₂₁₁	V _{CC}	V _{CC}	V _{CC}
J	I/O ₅₉	I/O ₅₈	I/O ₅₇	I/O ₅₆	I/O ₅₅	I/O ₅₄	V _{CC}	I/O ₆₂	I/O ₆₀	I/O ₀	I/O ₂₅₈	I/O ₂₀₂	I/O ₂₀₃	CLK ₃ /I ₄	I/O ₂₀₄	I/O ₂₀₅	I/O ₂₀₆	I/O ₂₀₇	I/O ₂₀₈	I/O ₂₀₉
K	GND	GND	GND	GND	I/O ₆₅	I/O ₆₄	CLK ₀ /I ₀	I/O ₆₃	I/O ₆₁	GND	GND	I/O ₁₉₈	I/O ₁₉₉	CLK ₂ /I ₃	I/O ₂₀₀	I/O ₂₀₁	GND	GND	GND	GND
L	GND	GND	GND	GND	I/O ₆₉	I/O ₆₈	NC	I/O ₆₇	I/O ₆₆	GND	GND	I/O ₁₉₃	I/O ₁₉₅	I ₂	I/O ₁₉₆	I/O ₁₉₇	GND	GND	GND	GND
M	I/O ₈₉	I/O ₈₈	I/O ₈₇	I/O ₈₆	I/O ₈₅	I/O ₈₄	CLK ₁ /I ₁	I/O ₇₁	I/O ₇₀	I/O ₁₂₆	I/O ₁₃₂	I/O ₁₉₂	I/O ₁₉₄	V _{CC}	I/O ₁₇₄	I/O ₁₇₅	I/O ₁₇₆	I/O ₁₇₇	I/O ₁₇₈	I/O ₁₇₉
N	V _{CC}	V _{CC}	V _{CC}	I/O ₉₁	I/O ₉₀	I/O ₇₂	TMS	V _{CC}	I/O ₁₂₈	I/O ₁₂₇	I/O ₁₃₃	I/O ₁₆₂	V _{CC}	TDO	I/O ₁₈₀	I/O ₁₆₈	I/O ₁₆₉	V _{CC}	V _{CC}	V _{CC}
P	I/O ₉₅	I/O ₉₄	I/O ₉₃	I/O ₉₂	I/O ₇₅	I/O ₇₄	I/O ₇₃	I/O ₁₁₄	V _{CC}	I/O ₁₂₉	I/O ₁₃₄	I/O ₁₃₇	I/O ₁₆₃	I/O ₁₈₁	I/O ₁₈₂	I/O ₁₈₃	I/O ₁₇₀	I/O ₁₇₁	I/O ₁₇₂	I/O ₁₇₃
R	I/O ₈₀	I/O ₇₉	I/O ₇₈	I/O ₁₀₈	I/O ₇₇	I/O ₇₆	I/O ₁₁₅	I/O ₁₁₇	I/O ₁₂₀	I/O ₁₃₀	I/O ₁₃₅	I/O ₁₃₈	I/O ₁₆₄	I/O ₁₆₅	NC	I/O ₁₈₄	I/O ₁₈₅	I/O ₁₈₆	I/O ₁₈₉	I/O ₁₉₁
T	I/O ₈₂	I/O ₈₁	I/O ₁₁₀	I/O ₁₀₉	NC	I/O ₁₁₆	I/O ₁₁₈	I/O ₁₀₂	I/O ₁₂₁	I/O ₁₃₁	I/O ₁₃₆	I/O ₁₃₉	I/O ₁₅₆	I/O ₁₆₆	I/O ₁₆₇	NC	I/O ₁₅₄	I/O ₁₅₅	I/O ₁₈₇	I/O ₁₉₀
U	I/O ₈₃	NC	GND	I/O ₁₁₁	I/O ₁₁₂	I/O ₁₁₉	I/O ₁₀₄	I/O ₁₀₃	I/O ₁₂₂	GND	GND	I/O ₁₄₀	I/O ₁₅₇	I/O ₁₅₈	I/O ₁₅₀	I/O ₁₅₁	I/O ₁₅₃	GND	NC	I/O ₁₈₈
V	NC	GND	GND	GND	I/O ₁₁₃	I/O ₉₆	I/O ₁₀₅	V _{CC}	I/O ₁₂₃	GND	GND	I/O ₁₄₁	V _{CC}	I/O ₁₅₉	I/O ₁₄₄	I/O ₁₅₂	GND	GND	GND	NC
W	GND	GND	GND	NC	I/O ₉₇	I/O ₉₉	I/O ₁₀₆	V _{CC}	I/O ₁₂₄	GND	GND	I/O ₁₄₂	V _{CC}	I/O ₁₆₀	I/O ₁₄₅	I/O ₁₄₇	NC	GND	GND	GND
Y	GND	GND	NC	I/O ₉₈	I/O ₁₀₀	I/O ₁₀₁	I/O ₁₀₇	V _{CC}	I/O ₁₂₅	GND	GND	I/O ₁₄₃	V _{CC}	I/O ₁₆₁	I/O ₁₄₆	I/O ₁₄₈	I/O ₁₄₉	NC	GND	GND

Ordering Information

5.0V Ordering Information

Macro-cells	Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
32	200	CY37032P44-200AC	A44	44-Lead Thin Quad Flat Pack	Commercial
		CY37032P44-200JC	J67	44-Lead Plastic Leaded Chip Carrier	
	154	CY37032P44-154AC	A44	44-Lead Thin Quad Flat Pack	Commercial
		CY37032P44-154JC	J67	44-Lead Plastic Leaded Chip Carrier	
		CY37032P44-154AI	A44	44-Lead Thin Quad Flat Pack	Industrial
		CY37032P44-154JI	J67	44-Lead Plastic Leaded Chip Carrier	
	125	CY37032P44-125AC	A44	44-Lead Thin Quad Flat Pack	Commercial
		CY37032P44-125JC	J67	44-Lead Plastic Leaded Chip Carrier	
CY37032P44-125AI		A44	44-Lead Thin Quad Flat Pack	Industrial	
CY37032P44-125JI		J67	44-Lead Plastic Leaded Chip Carrier		

5.0V Ordering Information (continued)

Macro-cells	Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range			
64	200	CY37064P44-200AC	A44	44-Lead Thin Quad Flat Pack	Commercial			
		CY37064P44-200JC	J67	44-Lead Plastic Leaded Chip Carrier				
		CY37064P84-200JC	J83	84-Lead Plastic Leaded Chip Carrier				
		CY37064P100-200AC	A100	100-Lead Thin Quad Flat Pack				
	154	154	CY37064P44-154AC	A44	44-Lead Thin Quad Flat Pack	Commercial		
			CY37064P44-154JC	J67	44-Lead Plastic Leaded Chip Carrier			
			CY37064P84-154JC	J83	84-Lead Plastic Leaded Chip Carrier			
			CY37064P100-154AC	A100	100-Lead Thin Quad Flat Pack			
		154AI	CY37064P44-154AI	A44	44-Lead Thin Quad Flat Pack	Industrial		
			CY37064P44-154JI	J67	44-Lead Plastic Leaded Chip Carrier			
			CY37064P84-154JI	J83	84-Lead Plastic Leaded Chip Carrier			
			CY37064P100-154AI	A100	100-Lead Thin Quad Flat Pack			
	125	125	CY37064P44-125AC	A44	44-Lead Thin Quad Flat Pack	Commercial		
			CY37064P44-125JC	J67	44-Lead Plastic Leaded Chip Carrier			
			CY37064P84-125JC	J83	84-Lead Plastic Leaded Chip Carrier			
			CY37064P100-125AC	A100	100-Lead Thin Quad Flat Pack			
		125AI	CY37064P44-125AI	A44	44-Lead Thin Quad Flat Pack	Industrial		
			CY37064P44-125JI	J67	44-Lead Plastic Leaded Chip Carrier			
			CY37064P84-125JI	J83	84-Lead Plastic Leaded Chip Carrier			
			CY37064P100-125AI	A100	100-Lead Thin Quad Flat Pack			
128	167	CY37128P84-167JC	J83	84-Lead Plastic Leaded Chip Carrier	Commercial			
		CY37128P100-167AC	A100	100-Lead Thin Quad Flat Pack				
		CY37128P160-167AC	A160	160-Lead Thin Quad Flat Pack				
	125	125	CY37128P84-125JC	J83	84-Lead Plastic Leaded Chip Carrier	Commercial		
			CY37128P100-125AC	A100	100-Lead Thin Quad Flat Pack			
			CY37128P160-125AC	A160	160-Lead Thin Quad Flat Pack			
		125JI	CY37128P84-125JI	J83	84-Lead Plastic Leaded Chip Carrier	Industrial		
			CY37128P100-125AI	A100	100-Lead Thin Quad Flat Pack			
	100	100	CY37128P160-125AI	A160	160-Lead Thin Quad Flat Pack	Military		
			5962-9952102QYA	Y84	84-Lead Ceramic Leaded Chip Carrier			
			100JC	CY37128P84-100JC	J83		84-Lead Plastic Leaded Chip Carrier	Commercial
				CY37128P100-100AC	A100		100-Lead Thin Quad Flat Pack	
CY37128P160-100AC	A160	160-Lead Thin Quad Flat Pack						
100AI	CY37128P84-100JI	J83	84-Lead Plastic Leaded Chip Carrier	Industrial				
	CY37128P100-100AI	A100	100-Lead Thin Quad Flat Pack					
	CY37128P160-100AI	A160	160-Lead Thin Quad Flat Pack					
100QYA	5962-9952101QYA	Y84	84-Lead Ceramic Leaded Chip Carrier	Military				

5.0V Ordering Information (continued)

Macro-cells	Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
192	154	CY37192P160-154AC	A160	160-Lead Thin Quad Flat Pack	Commercial
	125	CY37192P160-125AC	A160	160-Lead Thin Quad Flat Pack	Commercial
		CY37192P160-125AI	A160	160-Lead Thin Quad Flat Pack	Industrial
	83	CY37192P160-83AC	A160	160-Lead Thin Quad Flat Pack	Commercial
CY37192P160-83AI		A160	160-Lead Thin Quad Flat Pack	Industrial	
256	154	CY37256P160-154AC	A160	160-Lead Thin Quad Flat Pack	Commercial
		CY37256P208-154NC	N208	208-Lead Plastic Quad Flat Pack	
		CY37256P256-154BGC	BG256	256-Lead Ball Grid Array	
	125	CY37256P160-125AC	A160	160-Lead Thin Quad Flat Pack	Commercial
		CY37256P208-125NC	N208	208-Lead Plastic Quad Flat Pack	
		CY37256P256-125BGC	BG256	256-Lead Ball Grid Array	
		CY37256P160-125AI	A160	160-Lead Thin Quad Flat Pack	Industrial
		CY37256P208-125NI	N208	208-Lead Plastic Quad Flat Pack	
		CY37256P256-125BGI	BG256	256-Lead Ball Grid Array	
		5962-9952302QZC	U162	160-Lead Ceramic Quad Flat Pack	
	83	CY37256P160-83AC	A160	160-Lead Thin Quad Flat Pack	Commercial
		CY37256P208-83NC	N208	208-Lead Plastic Quad Flat Pack	
		CY37256P256-83BGC	BG256	256-Lead Ball Grid Array	
		CY37256P160-83AI	A160	160-Lead Thin Quad Flat Pack	Industrial
		CY37256P208-83NI	N208	208-Lead Plastic Quad Flat Pack	
		CY37256P256-83BGI	BG256	256-Lead Ball Grid Array	
5962-9952301QZC	U162	160-Lead Ceramic Quad Flat Pack	Military		
384	125	CY37384P208-125NC	N208	208-Lead Plastic Quad Flat Pack	Commercial
		CY37384P256-125BGC	BG256	256-Lead Ball Grid Array	
	83	CY37384P208-83NC	N208	208-Lead Plastic Quad Flat Pack	Commercial
		CY37384P256-83BGC	BG256	256-Lead Ball Grid Array	
		CY37384P208-83NI	N208	208-Lead Plastic Quad Flat Pack	Industrial
		CY37384P256-83BGI	BG256	256-Lead Ball Grid Array	

5.0V Ordering Information (continued)

Macro-cells	Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range	
512	125	CY37512P208-125NC	N208	208-Lead Plastic Quad Flat Pack	Commercial	
		CY37512P256-125BGC	BG256	256-Lead Ball Grid Array		
		CY37512P352-125BGC	BG352	352-Lead Ball Grid Array		
	100	100	CY37512P208-100NC	N208	208-Lead Plastic Quad Flat Pack	Commercial
			CY37512P256-100BGC	BG256	256-Lead Ball Grid Array	
			CY37512P352-100BGC	BG352	352-Lead Ball Grid Array	
		Industrial	100	CY37512P208-100NI	N208	208-Lead Plastic Quad Flat Pack
				CY37512P256-100BGI	BG256	256-Lead Ball Grid Array
				CY37512P352-100BGI	BG352	352-Lead Ball Grid Array
				5962-9952502QZC	U208	208-Lead Ceramic Quad Flat Pack
	83	83	CY37512P208-83NC	N208	208-Lead Plastic Quad Flat Pack	Commercial
			CY37512P256-83BGC	BG256	256-Lead Ball Grid Array	
			CY37512P352-83BGC	BG352	352-Lead Ball Grid Array	
		Industrial	83	CY37512P208-83NI	N208	208-Lead Plastic Quad Flat Pack
				CY37512P256-83BGI	BG256	256-Lead Ball Grid Array
CY37512P352-83BGI				BG352	352-Lead Ball Grid Array	
5962-9952501QZC				U208	208-Lead Ceramic Quad Flat Pack	Military

3.3V Ordering Information

Macro-cells	Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range	
32	143	CY37032VP44-143AC	A44	44-Lead Thin Quad Flat Pack	Commercial	
		CY37032VP44-143JC	J67	44-Lead Plastic Leaded Chip Carrier		
		CY37032VP48-143BAC	BA50	48-Lead Fine Pitch Ball Grid Array		
	100	100	CY37032VP44-100AC	A44	44-Lead Thin Quad Flat Pack	Commercial
			CY37032VP44-100JC	J67	44-Lead Plastic Leaded Chip Carrier	
			CY37032VP48-100BAC	BA50	48-Lead Fine Pitch Ball Grid Array	
		Industrial	100	CY37032VP44-100AI	A44	44-Lead Thin Quad Flat Pack
				CY37032VP44-100JI	J67	44-Lead Plastic Leaded Chip Carrier
				CY37032VP48-100BAI	BA50	48-Lead Fine Pitch Ball Grid Array

3.3V Ordering Information (continued)

Macro-cells	Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range		
64	143	CY37064VP44-143AC	A44	44-Lead Thin Quad Flatpack	Commercial		
		CY37064VP44-143JC	J67	44-Lead Plastic Leaded Chip Carrier			
		CY37064VP48-143BAC	BA50	48-Lead Fine-Pitch Ball Grid Array			
		CY37064VP84-143JC	J83	84-Lead Plastic Leaded Chip Carrier			
		CY37064VP100-143AC	A100	100-Lead Thin Quad Flatpack			
		CY37064VP100-143BBC	BB100	100-Lead Fine-Pitch Ball Grid Array			
	100	100	CY37064VP44-100AC	A44	44-Lead Thin Quad Flatpack	Commercial	
			CY37064VP44-100JC	J67	44-Lead Plastic Leaded Chip Carrier		
			CY37064VP48-100BAC	BA50	48-Lead Fine-Pitch Ball Grid Array		
			CY37064VP84-100JC	J83	84-Lead Plastic Leaded Chip Carrier		
			CY37064VP100-100AC	A100	100-Lead Thin Quad Flatpack		
			CY37064VP100-100BBC	BB100	100-Lead Fine-Pitch Ball Grid Array		
		100	100	CY37064VP44-100AI	A44	44-Lead Thin Quad Flatpack	Industrial
				CY37064VP44-100JI	J67	44-Lead Plastic Leaded Chip Carrier	
				CY37064VP48-100BAI	BA50	48-Lead Fine-Pitch Ball Grid Array	
				CY37064VP84-100JI	J83	84-Lead Plastic Leaded Chip Carrier	
				CY37064VP100-100BBI	BB100	100-Lead Fine-Pitch Ball Grid Array	
				CY37064VP100-100AI	A100	100-Lead Thin Quad Flatpack	
128	125	CY37128VP84-125JC	J83	84-Lead Plastic Leaded Chip Carrier	Commercial		
		CY37128VP100-125AC	A100	100-Lead Thin Quad Flat Pack			
		CY37128VP100-125BBC	BB100	100-Lead Fine-Pitch Ball Grid Array			
		CY37128VP160-125AC	A160	160-Lead Thin Quad Flat Pack			
	83	83	CY37128VP84-83JC	J83	84-Lead Plastic Leaded Chip Carrier	Commercial	
			CY37128VP100-83AC	A100	100-Lead Thin Quad Flat Pack		
			CY37128VP100-83BBC	BB100	100-Lead Fine-Pitch Ball Grid Array		
			CY37128VP160-83AC	A160	160-Lead Thin Quad Flat Pack		
		83	83	CY37128VP84-83JI	J83	84-Lead Plastic Leaded Chip Carrier	Industrial
				CY37128VP100-83AI	A100	100-Lead Thin Quad Flat Pack	
				CY37128VP100-83BBI	BB100	100-Lead Fine-Pitch Ball Grid Array	
				CY37128VP160-83AI	A160	160-Lead Thin Quad Flat Pack	
	5962-995201QYA	5962-995201QYA	5962-995201QYA	Y67	44-Lead Ceramic Leaded Chip Carrier	Military	
			5962-995201QYA	Y84	84-Lead Ceramic Leaded Chip Carrier		
	192	100	CY37192VP160-100AC	A160	160-Lead Thin Quad Flat Pack	Commercial	
		66	CY37192VP160-66AC	A160	160-Lead Thin Quad Flat Pack	Commercial	
			CY37192VP160-66AI	A160	160-Lead Thin Quad Flat Pack	Industrial	

3.3V Ordering Information (continued)

Macro-cells	Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range		
256	100	CY37256VP160-100AC	A160	160-Lead Thin Quad Flat Pack	Commercial		
		CY37256VP208-100NC	N208	208-Lead Plastic Quad Flat Pack			
		CY37256VP256-100BGC	BG256	256-Lead Ball Grid Array			
		CY37256VP256-100BBC	BB256	256-Lead Fine-Pitch Ball Grid Array			
	66	66	CY37256VP160-66AC	A160	160-Lead Thin Quad Flat Pack	Commercial	
			CY37256VP208-66NC	N208	208-Lead Plastic Quad Flat Pack		
			CY37256VP256-66BGC	BG256	256-Lead Ball Grid Array		
			CY37256VP256-66BBC	BB256	256-Lead Fine-Pitch Ball Grid Array		
		66	66	CY37256VP160-66AI	A160	160-Lead Thin Quad Flat Pack	Industrial
				CY37256VP256-66BGI	BG256	256-Lead Ball Grid Array	
				CY37256VP256-66BBI	BB256	256-Lead Fine-Pitch Ball Grid Array	
				5962-9952401QZC	U162	160-Lead Ceramic Quad Flat Pack	
384	83	CY37384VP208-83NC	N208	208-Lead Plastic Quad Flat Pack	Commercial		
		CY37384VP256-83BGC	BG256	256-Lead Ball Grid Array			
	66	66	CY37384VP208-66NC	N208	208-Lead Plastic Quad Flat Pack	Commercial	
			CY37384VP256-66BGC	BG256	256-Lead Ball Grid Array		
			CY37384VP208-66NI	N208	208-Lead Plastic Quad Flat Pack		
66	66	CY37384VP256-66BGI	BG256	256-Lead Ball Grid Array	Industrial		
512	83	CY37512VP208-83NC	N208	208-Lead Plastic Quad Flat Pack	Commercial		
		CY37512VP256-83BGC	BG256	256-Lead Ball Grid Array			
		CY37512VP352-83BGC	BG352	352-Lead Ball Grid Array			
		CY37512VP400-83BBC	BB400	400-Lead Fine-Pitch Ball Grid Array			
	66	66	CY37512VP208-66NC	N208	208-Lead Plastic Quad Flat Pack	Commercial	
			CY37512VP256-66BGC	BG256	256-Lead Ball Grid Array		
			CY37512VP352-66BGC	BG352	352-Lead Ball Grid Array		
			CY37512VP400-66BBC	BB400	400-Lead Fine-Pitch Ball Grid Array		
		66	66	CY37512VP208-66NI	N208	208-Lead Plastic Quad Flat Pack	Industrial
				CY37512VP256-66BGI	BG256	256-Lead Ball Grid Array	
				CY37512VP352-66BGI	BG352	352-Lead Ball Grid Array	
				CY37512VP400-66BBI	BB400	400-Lead Fine-Pitch Ball Grid Array	
			5962-9952601QZC	U208	208-Lead Ceramic Quad Flat Pack	Military	


In-System Reprogrammable, ISR, Ultra37000, *Warp*, *Warp Professional*, and *Warp Enterprise* are trademarks of Cypress Semiconductor Corporation.

ViewDraw and SpeedWave are trademarks of ViewLogic.


Windows is a registered trademark of Microsoft Corporation.

Package Diagrams

44-Lead Thin Plastic Quad Flat Pack A44




DIMENSIONS ARE IN MILLIMETERS





DETAIL A

51-85064-B



44-Lead Plastic Leaded Chip Carrier J67





DIMENSIONS IN INCHES MIN. MAX.



51-85003-A

Package Diagrams (continued)



44-Pin Ceramic Leaded Chip Carrier Y67



51-80014

Package Diagrams (continued)


48-Ball (7.0 mm x 7.0 mm x 1.1 mm, 0.80 pitch) Thin BGA BA50



51-85109-A


Package Diagrams (continued)


84-Lead Plastic Leaded Chip Carrier J83



Package Diagrams (continued)

84-Pin Ceramic Leaded Chip Carrier Y84




Package Diagrams (continued)
100-Ball Thin Ball Grid Array (11 x 11 x 1.4 mm) BB100


* THE BALL DIAMETER, BALL PITCH, STAND-OFF & PACKAGE THICKNESS ARE DIFFERENT FROM JEDEC SPEC M0192 (LOW PROFILE BGA FAMILY)

Package Diagrams (continued)



160-Pin Thin Plastic Quad Flat Pack (TQFP) A160

DIMENSIONS ARE IN MILLIMETERS.



Package Diagrams (continued)


160-Lead Ceramic Quad Flatpack (Cavity Up) U162





51-80106

Package Diagrams (continued)

208-Lead Plastic Quad Flatpack N208



DIMENSIONS ARE IN MILLIMETERS





51-85069-B




Package Diagrams (continued)

208-Lead Ceramic Quad Flatpack (Cavity Up) U208

DIMENSIONS IN MM (INCH)





51-80105



51-85097


TOP VIEW






A1	0.89±0.05	1.06±0.09
A	1.40 MAX.	1.60 MAX.

0.35±0.05




BOTTOM VIEW



51-85108-A



51-85103



51-85111-A

**

106272

04/18/01

SZV

Change from Spec number: 38-00475 to 38-03007

5.5 PACDN005

Datasheet is encrypted and can not be added to file. See file pacdn005s.pdf.

5.6 PI49FCT



PI49FCT807T PI49FCT2807T

Fast CMOS Clock Driver

Product Features

- Guaranteed low skew: 0.25ns
- Low input capacitance
- Minimum duty cycle distortion
- 1:10 fanout
- High speed: 3.5ns propagation delay
- TTL input and CMOS output compatible
 - $V_{OH} = 3.3V$ (typ.)
 - $V_{OL} = 0.3V$ (typ.)
- Packages available:
 - 20-pin 300 mil wide SOIC (S)
 - 20-pin 150 mil wide QSOP (Q)
 - 20-pin 209 mil wde SSOP (H)
- Industrial Operation at $-40^{\circ}C$ to $+85^{\circ}C$


Product Description

Pericom Semiconductor’s PI49FCT series of logic circuits are produced using the Company’s advanced 0.8 micron CMOS technology, achieving industry leading speed grades.

The PI49FCT807T and PI49FCT2807T clock drivers feature one input and ten outputs. The large fanout from a single input line reduces loading on input clock. TTL level outputs reduce noise levels on the part. Typical applications are clock and signal distribution.

The PI49FCT2807T also features a 25-ohm on-chip resistor for lower noise.


Product Pin Configuration



Product Pin Description

Pin Name	Description
A	Input
B0 – B9	Outputs
GND	Ground
V _{CC}	Power

Logic Block Diagram



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-40°C to +85°C
Supply Voltage to Ground Potential (Inputs & Vcc Only)	-0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only) ..	-0.5V to +7.0V
DC Input Voltage	-0.5V to +7.0V
DC Output Current	120mA
Power Dissipation	0.5W

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics (Over the Operating Range, T_A = -40°C to +85°C, V_{CC} = 5.0V ± 5%)

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Units
V _{OH}	Output HIGH Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	I _{OH} = -15.0mA	2.4	3.3		V
			I _{OH} = 48.0mA		0.2	0.5	V
V _{OL}	Output LOW Current	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	I _{OL} = 12mA(25Ω)		0.2	0.5	V
V _{IH}	Input HIGH Voltage	Guaranteed Logic HIGH Level		2.0			V
V _{IL}	Input LOW Voltage	Guaranteed Logic LOW Level				0.8	V
I _{IH}	Input HIGH Current	V _{CC} = Max.	V _{IN} = 2.7V			1	μA
I _{IL}	Input LOW Current	V _{CC} = Max.	V _{IN} = 0.5V			-1	μA
I _I	Input HIGH Current	V _{CC} = Max., V _{IN} = V _{CC} (Max.)				20	μA
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _{IN} = -18mA			-0.7	-1.2	V
I _{OS}	Short Circuit Current	V _{CC} = Max. ⁽³⁾ , V _{OUT} = GND		-60	-120	-225	mA
I _{OFF}	Power Down Disable	V _{CC} = GND, V _{OUT} = 4.5V		—	—	100	μA
V _H	Input Hysteresis				150		mV

Capacitance (T_A = 25°C, f = 1 MHz)

Parameters ⁽⁴⁾	Description	Test Conditions	Typ.	Max.	Units
C _{IN}	Input Capacitance	V _{IN} = 0V	6.0	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	8	12	pF

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V_{CC} = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. This parameter is determined by device characterization but is not production tested.

Power Supply Characteristics

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Units
ICC	Quiescent Power Supply Current	V _{CC} = Max.	V _{IN} = GND or V _{CC}		3	30	μA
ΔICC	Supply Current per Input @ TTL HIGH	V _{CC} = Max.,	V _{IN} = 3.4V ⁽³⁾		0.5	1.5	mA
ICCD	Supply Current per Input per MHz ⁽⁴⁾	V _{CC} = Max., Outputs Open 50% Duty Cycle, One Input Toggling	V _{IN} = V _{CC} V _{IN} = GND		0.4	0.6	mA/ MHz
IC	Total Power Supply Current ⁽⁶⁾	V _{CC} = Max., Outputs Open f _{CP} = 50 MHz, 50% Duty Cycle	V _{IN} = V _{CC} V _{IN} = GND		20	30 ⁽⁵⁾	mA
			V _{IN} = 3.4V V _{IN} = GND		20.7	33 ⁽⁵⁾	

Notes:

- For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.
- Typical values are at V_{CC} = 5.0V, +25°C ambient.
- Per TTL driven input (V_{IN} = 3.4V); all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.

$$I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$$

$$I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)$$

I_{CC} = Quiescent Current

ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)

D_H = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_H

I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

f_i = Input Frequency

N_i = Number of Inputs at f_i

All currents are in milliamps and all frequencies are in megahertz.


Switching Characteristics over Operating Range

Parameters	Description	Conditions ⁽¹⁾	807/2807T		807AT		807BT		807CT		Units
			Com.		Com.		Com.		Com.		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{PLH}	Propagation Delay	C _L = 50pF R _L = 500Ω	1.5	4.5	1.5	4.0	1.5	3.8	1.5	3.5	ns
t _{PHL}	A TO B _N										
t _{SK(o)}	Skew between two outputs of same package ⁽³⁾		—	0.5	—	0.5	—	0.35	—	0.25	ns
t _{SK(p)}	Skew between opposite transitions of same output (t _{PHL} — t _{PLH}) ⁽³⁾		—	0.5	—	0.5	—	0.35	—	0.35	ns
t _{SK(i)}	Skew between outputs of different package at same power supply, temperature and speed grade ⁽³⁾		—	1.0	—	1.0	—	0.75	—	0.75	ns

Notes:

- See test circuit and wave forms.
- Minimum limits are guaranteed but not tested on Propagation Delays.
- This parameter is guaranteed but not tested.

Tests Circuits For All Outputs⁽¹⁾



Switch Position


Test	Switch
Open Drain Disable LOW Enable LOW	Closed
All Other Inputs	Open

Definitions:


C_L = Load capacitance: includes jig and probe capacitance.
 R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

Switching Waveforms


Propagation Delay




Pulse Skew – $t_{sk(p)}$




Output Skew – $t_{sk(o)}$




Package Skew – $t_{sk(t)}$




20-Pin 209-Mil SSOP (H)



20-Pin 150-Mil QSOP (Q)



20-Pin 300-Mil SOIC (S)



Ordering Information

Part Number	Marking Code
PI49FCT807xTp	PI49FCT807Tpx
PI49FCT2807Tp	PI49FCT2807Tp

Note: x = Speed Grades: "blank", A, B, C.

p = Package Type:

H=209-mil SSOP

Q=150-mil QSOP

S=300-mil SOIC

Example:

PI49FCT807ATH=A grade,

Hpkg marked as PI49FCT807THA