module pulsegen ( 
	sysclk,
	c,
	pulse_out,
	d,
	dci,
	dco
	) ;

input  sysclk;
input [8:0] c;
inout [4:1] pulse_out;
inout [15:0] d;
input [14:0] dci;
inout [14:0] dco;