

Rev 1.0

ADC8 700-155-01
8 CHANNEL 2 MHz 16bit ANALOG to DIGITAL CONVERTER BOARD

Table of Contents

4.1.1 **ADC8** 700-155-01 8 CHANNEL 2 MHz 16bit ANALOG to DIGITAL
CONVERTER BOARD 3

- 4.1.1 Overview..... 3
 - 4.1.1.1 Technical Specifications 700-155-01 ADC8..... 3
 - 4.1.1.2 Component side photo 4
 - 4.1.1.3 Block Diagram 4
 - 4.1.1.3 Block Diagram 5
 - 4.1.1.4 Functional Description 700-155-01 ADC8 6
 - 4.1.1.4.1 Inputs..... 6
 - 4.1.1.4.2 Input Range Setting 6
 - 4.1.1.4.3 Input Header 6
 - 4.1.1.4.4 Analog to Digital Converter 6
 - 4.1.1.4.5 Output Sequencing 6

4.1.1 ADC8 700-155-01 8 CHANNEL 2 MHz 16bit ANALOG to DIGITAL CONVERTER BOARD



4.1.1 Overview

The ADC8 is an 8 channel differential input Analog to Digital Converter board. Each channel uses an Analogic 2MHz 16 bit ADC4322. The multilayer printed circuit board construction employs multiple ground/power planes for shielding.

4.1.1.1 Technical Specifications 700-155-01 ADC8

- 8 Independent Channels
- 8 Analogic ADC4322s
- Altera MAX7128 CPLD
- Input range settings (+/-2.5V,+/-5.0V,0-10V)
- 6 layer PCB

Power Requirements


- +5V 696mA Typ.
- +15V 568mA Typ.
- -15V 488mA Typ.

Mechanical Specifications


- Eurocard 6U (160mm x 233.35mm) Form Factor
- P1 96 pin DIN Connector,P2 DIN 41612, 96 Pin Connector
- 6 Layer PCB Construction with Internal Gnd & Power Layers

Rev 1.0

4.1.1.2 Component side photo



4.1.1.3 Block Diagram



4.1.1.4 Functional Description 700-155-01 ADC8

4.1.1.4.1 Inputs


The outputs of the preamplifier are input (via a backplane ribbon cable) into the PCB via the P2 connector. The schematic signal names are 'POST#' (#=1-8) and the other return or reference signals are 'POST# RTN'. Refer to sheet 1 of the schematic for the pin assignments on P2.

4.1.1.4.2 Input Range Setting

An input range select analog multiplexer is configured by U17 an Altera MAX7128 CPLD for a +/- 2.5V range. Alternate settings on the Configuration Header can set the input range for +/-5V or 0-10V range.

4.1.1.4.3 Input Header

An Input Header either selects the normal signal path or analog ground AGND. The normal signal input configuration is pins 1 and 2 shunted.



4.1.1.4.4 Analog to Digital Converter


Each of the ADC4322 analog to digital converters is triggered to convert with TRIG# (#=1-8) signals from U17 MAX7128. The TRIG# signals are derived from the Clock Bus signal CB_D5 (CONVERT). 500nsec after the rising edge of the TRIG# signal the ADC will complete its conversion and generate a pulse on its TRANSFER output. The rising edge of TRANSFER=XFER# (#=1-8) clocks the 16 bits of digital data present at the ADC outputs into the output registers (74ACT574s).

4.1.1.4.5 Output Sequencing

Each bank of output registers is sequentially enabled (OE#, #=1-8) out to the Read Data Bus based on a state machine design in U17. The Clock Bus signals, CONVERT (CB_D5) initializes the state machine and READ_DATA (CB_D4) enables a counter that sequentially generates the OE# signals on CB_WR! clock signal rising edges.

Rev 1.0

4.1.1.5 Configuration and Test Connectors



JH1 LED/Test Header

JH1 is a 20 pin header that serves the dual purpose of connecting the test signals to the front panel LEDs. The four shunts connect the following signals from the CPLD U17 (Altera MAX7128) to the front panel LEDs:

Signal = front panel label

DIAG0 = ADDR0

DIAG1 = ADDR1

DIAG2 = OE


DIAG3 = CONVERT

JH2 CPLD Configuration Header


JH2 provides input configuration control for the CPLD U5. The default configuration is the only implemented mode.

JTAG Header

The JTAG header is used to program the MAX7128 CPLD.




Title		
Size	Number	Revision
B		
Date:	19-May-1997	Sheet of
File:	D:\PROTEL\ADC8-155\SCH\ADC8_0.P	Drawn By:



BACK ANNOTATED


Title			8 CHANNEL ADC BOARD		
Size	Number	Revision		LAYOUT	
B	700-155-01				
Date:	26-Aug-1997	Sheet of	1 OF 3X		
File:	F:\PROTEL\ADC8_1.SCH	Drawn By:	PETER ONAKA		




FOR ADC4322
 +/-2.5V SH1=INPUT SH2=INPUT SH3=INPUT
 +/-5.0V SH1=INPUT SH2=INPUT SH3=SIGRTN
 +/-10V SH1=INPUT SH2=SIGRTN SH3=SIGRTN

BACK ANNOTATED

Title 8 CHANNEL ADC BOARD		
Size B	Number 700-155-01	Revision LAYOUT
Date: 26-Aug-1997	Sheet of 2 OF XX	
File: F:\PROTEL\ADC8_2.SCH	Drawn By: PETER ONAKA	




BACK ANNOTATED		
Title 8 CHANNEL ADC BOARD		
Size B	Number 700-155-01	Revision LAYOUT
Date: 26-Aug-1997	Sheet of 3 of XX	
File: F:\PROTEL\ADC8_3.SCH	Drawn By: PETER ONAKA	



FOR ADC4322
 +/-2.5V SH1=INPUT SH2=INPUT SH3=INPUT
 +/-5.0V SH1=INPUT SH2=INPUT SH3=SIGRTN
 +/-10V SH1=INPUT SH2=SIGRTN SH3=SIGRTN

BACK ANNOTATED


Title 8 CHANNEL ADC BOARD		
Size B	Number 700-155-01	Revision LAYOUT
Date 26-Aug-1997	Sheet 1 of 1	of XX
File F:\PROTEL\ADC8_4.SCH	Drawn By PETER ONAKA	



FOR ADC4322
 +/-2.5V SH1=INPUT SH2=INPUT SH3=INPUT
 +/-5.0V SH1=INPUT SH2=INPUT SH3=SIGRTN
 +/-10V SH1=INPUT SH2=SIGRTN SH3=SIGRTN

BACK ANNOTATED

Title 8 CHANNEL ADC BOARD		
Size B	Number 700-155-01	Revision LAYOUT
Date: 26-Aug-1997	Sheet 5 of 55	Drawn By: PETER ONAKA
File: F:\PROTEL\ADC8_5.SCH		



BACK ANNOTATED		
Title 8 CHANNEL ADC BOARD		
Size B	Number 700-155-01	Revision LAYOUT
Date: 26-Aug-1997	Sheet of 6 OF XX	
File: F:\PROTEL\ADC8_6.SCH	Drawn By: PETER ONAKA	

Note 1: Substitute part for P/N 185-0010-00 is P/N 185-0010-01 which is Inductor, 33 uH,Q=50@2.52MHz

Date: 10/26/1999
6:15:55 PM

<u>Part Number</u>	<u>Part Description</u>	<u>U/M</u>	<u>QTY</u>	<u>Vendor #1</u>	<u>Vendor1 PN</u>	<u>Vendor #2</u>	<u>Vendor2 PN</u>	<u>Reference Designator</u>
130-0002-00	Pot'd ADC, 16-bit,2MHz Smp-Rate, 1.5X2.4X0.23	EA	8	Analogic	ADC4322	Analogic	ADC4322	U5,U8,U9,U12,U23,U26,U27,U30
141-0008-00	Front Panel for Vortec 2-Height VME Boards	EA	1	Zero(Scanbe)	32027	RoseElectric	32027	FP1
157-0014-02	Cap,SMD,M-lyr,npo,Cer,47pF,50V,5%,ADS1206	EA	16	Panasonic	ECU-V1H470JCM	DigiKey282n	PCC470CCT-ND	C9,C10,C19,C20,C40,C41,C50,
157-0014-02	Cap,SMD,M-lyr,npo,Cer,47pF,50V,5%,ADS1206	EA	0	Panasonic	ECU-V1H470JCM	DigiKey282n	PCC470CCT-ND	C51,C69,C70,C79,C80,C100,
157-0014-02	Cap,SMD,M-lyr,npo,Cer,47pF,50V,5%,ADS1206	EA	0	Panasonic	ECU-V1H470JCM	DigiKey282n	PCC470CCT-ND	C101,C110,C111
157-0017-02	Cap,SMD,M-lyr,npo,Cer,100pF,50V,5%,ADS1206	EA	8	Panasonic	ECU-V1H101JCM	DigiKey282n	PCC100VCT-ND	C29,C30,C31,C52,C89,C90,C91
157-0017-02	Cap,SMD,M-lyr,npo,Cer,100pF,50V,5%,ADS1206	EA	0	Panasonic	ECU-V1H101JCM	DigiKey282n	PCC100VCT-ND	C120
157-0044-02	Cap,SMD,M-lyr,Ceram,0.1uF,50V,10%,ADS1206	EA	56	Panasonic	ECU-V1H104KBW	DigiKey282n	PCC104BCT-ND	C2,C4,C6,C8,C11,C12,C17,C18,
157-0044-02	Cap,SMD,M-lyr,Ceram,0.1uF,50V,10%,ADS1206	EA	0	Panasonic	ECU-V1H104KBW	DigiKey282n	PCC104BCT-ND	C21,C22,C27,C28,C32,C33,C38,
157-0044-02	Cap,SMD,M-lyr,Ceram,0.1uF,50V,10%,ADS1206	EA	0	Panasonic	ECU-V1H104KBW	DigiKey282n	PCC104BCT-ND	C39,C42,C43,C48,C49,C53,C55,
157-0044-02	Cap,SMD,M-lyr,Ceram,0.1uF,50V,10%,ADS1206	EA	0	Panasonic	ECU-V1H104KBW	DigiKey282n	PCC104BCT-ND	C57,C59,C62,C64,C66,C68,C71,
157-0044-02	Cap,SMD,M-lyr,Ceram,0.1uF,50V,10%,ADS1206	EA	0	Panasonic	ECU-V1H104KBW	DigiKey282n	PCC104BCT-ND	C72,C77,C78,C81,C82,C87,C88,
157-0044-02	Cap,SMD,M-lyr,Ceram,0.1uF,50V,10%,ADS1206	EA	0	Panasonic	ECU-V1H104KBW	DigiKey282n	PCC104BCT-ND	C92,C93,C98,C99,C102,C103,
157-0044-02	Cap,SMD,M-lyr,Ceram,0.1uF,50V,10%,ADS1206	EA	0	Panasonic	ECU-V1H104KBW	DigiKey282n	PCC104BCT-ND	C108,C109,C112,C114,C116,
157-0044-02	Cap,SMD,M-lyr,Ceram,0.1uF,50V,10%,ADS1206	EA	0	Panasonic	ECU-V1H104KBW	DigiKey282n	PCC104BCT-ND	C118,C124,C125,C126,C127,
157-0044-02	Cap,SMD,M-lyr,Ceram,0.1uF,50V,10%,ADS1206	EA	0	Panasonic	ECU-V1H104KBW	DigiKey282n	PCC104BCT-ND	C128,C129,C130,C131
158-0042-00	Cap,SMD,Tantalum, 6.8uF,20V,20%,ADS6032P	EA	32	Panasonic	ECS-T1DC685R	DigiKey261n	PCS4685CT-ND	C13,C14,C15,C16,C23,C24,C25,
158-0042-00	Cap,SMD,Tantalum, 6.8uF,20V,20%,ADS6032P	EA	0	Panasonic	ECS-T1DC685R	DigiKey261n	PCS4685CT-ND	C26,C34,C35,C36,C37,C44,C45.
158-0042-00	Cap,SMD,Tantalum, 6.8uF,20V,20%,ADS6032P	EA	0	Panasonic	ECS-T1DC685R	DigiKey261n	PCS4685CT-ND	C46,C47,C73,C74,C75,C76,C83,
158-0042-00	Cap,SMD,Tantalum, 6.8uF,20V,20%,ADS6032P	EA	0	Panasonic	ECS-T1DC685R	DigiKey261n	PCS4685CT-ND	C84,C85,C86,C94,C95,C96,C97,
158-0042-00	Cap,SMD,Tantalum, 6.8uF,20V,20%,ADS6032P	EA	0	Panasonic	ECS-T1DC685R	DigiKey261n	PCS4685CT-ND	C104,C105,C106,C107
158-0043-00	Cap,SMD,Tantalum, 10uF,20V,20%,ADS6032P	EA	16	Panasonic	ECS-T1DC106R	DigiKey261n	PCS4106CT-ND	C1,C3,C5,C7,C54,C56,C58,C60,
158-0043-00	Cap,SMD,Tantalum, 10uF,20V,20%,ADS6032P	EA	0	Panasonic	ECS-T1DC106R	DigiKey261n	PCS4106CT-ND	C61,C63,C65,C67,C113,C115,
158-0043-00	Cap,SMD,Tantalum, 10uF,20V,20%,ADS6032P	EA	0	Panasonic	ECS-T1DC106R	DigiKey261n	PCS4106CT-ND	C117,C119
158-0049-00	Cap,SMD,Tantalum, 22uF,25V,20%,ADS1600	EA	3	Panasonic	ECS-T1ED226R	DigiKey261n	PCS5226CT-ND	C121,C122,C123
171-0143-01	PCB, 8-Channnel A-to-D Board, 8-Lyr	EA	1	Adv Circuits	171-0143-01	Adv Circuits	171-0143-01	PCB1
185-0010-00	Indtr,27uH,Q=50@2.52MHz,43FS type, ind27sm1	EA	24	TOKO	300LS-270K	Digikey222n	TKS1230CT-ND	L1,L2,L3,L4,L5,L6,L7,L8,L9,
185-0010-00	Indtr,27uH,Q=50@2.52MHz,43FS type, ind27sm1	EA	0	TOKO	300LS-270K	Digikey222n	TKS1230CT-ND	L10,L11,L12,L13,L14,L15,
185-0010-00	Indtr,27uH,Q=50@2.52MHz,43FS type, ind27sm1	EA	0	TOKO	300LS-270K	Digikey222n	TKS1230CT-ND	L16,L17,L18,L19,L20,L21,
185-0010-00	Indtr,27uH,Q=50@2.52MHz,43FS type, ind27sm1	EA	0	TOKO	300LS-270K	Digikey222n	TKS1230CT-ND	L22,L23,L24, Note 1
213-0001-00	Socket Strip, 64-Pin,Solder Tail,1 Amp	EA	0	Preci-Dip,(M-M)	310-93-164-41-001	DigiKey93n	ED7064-ND	USE BELOW
213-0001-03	Skt Strip,3-Pin,Solder Tail--Cut Fm 213-0001-00	EA	8	AD Systems	MF213-0001-00	AD Systems	M/F 213-0001-00	JP1,JP2,JP3,JP4,JP5,JP6,
213-0001-03	Skt Strip,3-Pin,Solder Tail--Cut Fm 213-0001-00	EA	0	AD Systems	MF213-0001-00	AD Systems	M/F 213-0001-00	JP7,JP8
213-0005-00	CNX,Hdr,Brk,Male,36pin/Row,2-row,Gold-Pl,,23"Ext.	EA	0	3M	929665-09-36	Mouser135n	517-665-09-36	USE BELOW
213-0005-05	CNX,Hdr,Brk,Male,5-pin/Row,2-row,PCB,,235"Ext.	EA	1	AD Systems	MF213-0005-00	AD Systems	M/F 213-0005-00	J1
213-0005-08	CNX,Hdr,Brk,Male,8-pin/Row,2-row,PCB,,235"Ext.	EA	1	AD Systems	MF213-0005-00	AD Systems	M/F 213-0005-00	JH2
213-0005-10	CNX,Hdr,Brk,Male,10-pin/Row,2-row,PCB,,235"Ext.	EA	1	AD Systems	MF213-0005-00	AD Systems	M/F 213-0005-00	JH1
213-0007-01	CNX,DIN,Male,96-Pin,Rt-Ang,3-Row X 32,PCB	EA	2	Hirose Electric	PCN10-96P-2.54DS	DigiKey86n	H 5096-ND	P1,P2
213-0031-00	CNX,Hdr,Male,0.1", 1 x 5-pin,FrictionLock,Strait	EA	1	Molex/Waldom	22-23-2051(pkg10)	Mouser143H	538-22-23-2051	P3
213-0330-00	CNX-strip,0.1",24 pins/row,1row,0.175"Hi,Strait	EA	16	Samtec	SS-124-G-2	Samtec	SS-124-G-2	U5,U8,U9,U12,U23,U26,U27,U30
312-0083-08	74ACT574,IC,3-State Oct D F/F,EdgTrig,Soic20	EA	16	Motorola	MC74ACT574DW	Newark46n	MC74ACT574DW	U1,U2,U3,U4,U13,U14,U15,U16,
312-0083-08	74ACT574,IC,3-State Oct D F/F,EdgTrig,Soic20	EA	0	Motorola	MC74ACT574DW	Newark46n	MC74ACT574DW	U18,U19,U20,U21,U31,U32,U33,
312-0083-08	74ACT574,IC,3-State Oct D F/F,EdgTrig,Soic20	EA	0	Motorola	MC74ACT574DW	Newark46n	MC74ACT574DW	U34














ADVANCED DESIGN SYSTEMS--BILL OF MATERIALS
 700-0155-01 / 171-0143-01
 8-CHANNEL A-to-D CONVERTER BOARD


Note 1: Substitute part for P/N 185-0010-00 is P/N 185-0010-01 which is Inductor, 33 uH,Q=50@2.52MHz


Date: 10/26/1999


6:15:55 PM

<u>Part Number</u>	<u>Part Description</u>	<u>U/M</u>	<u>QTY</u>	<u>Vendor #1</u>	<u>Vendor1 PN</u>	<u>Vendor #2</u>	<u>Vendor2 PN</u>	<u>Reference Designator</u>
314-0060-00	ADG201HSKR,HiSpeed Quad SPST Sw,Soic16	EA	8	AnalogDevices	ADG201HSKR	ADC-Lawrie	ADG201HSKR	U6,U7,U10,U11,U24,U25,U28,
314-0060-00	ADG201HSKR,HiSpeed Quad SPST Sw,Soic16	EA	0	AnalogDevices	ADG201HSKR	ADC-Lawrie	ADG201HSKR	U29
314-0060-01	HI6-0201 HS-5,HiSpeed Quad SPST Sw,Soic16	EA	8	Maxim	HI6-0201 HS-5	DigiKey144n	HI6-0201 HS-5-ND	U6,U7,U10,U11,U24,U25,U28,
314-0063-00	MAX701CSA, Pwr/Supply Monitor w/reset,Soic8	EA	1	Maxim	MAX701CSA	DigiKey147n	MAX701CSA-ND	U22
315-0004-01	EPM7128,CmplexProgLogDev,100ns,Qfp160sm	EA	1	Altera	EPM7128SQCI6O-10	ArrowAdvant	EPM7128SQCI6O-10	U17
371-0017-00	LED, Red,Submin,Rt-Ang,>1"spac,5V,Sgl,3ma	EA	4	Dialight	555-2007	Newark210	25F893	LD1,LD2,LD3,LD4
477-0011-02	10-Pin Sip Termination,9ea,10K Resistors,2% Tol.	EA	1	Panasonic	EXB-F10E103G	DigiKey297n	Q9103-ND	SR1
478-0510-82	Res,SM,200pkg, 51 ohm,1/8W,5%,ADS1206	EA	8	Panasonic	ERJ-8GCVJ510M	DigiKey290n	P 51 EMG-ND	R1,R2,R3,R4,R5,R6,R7,R8
512-0003-00	Sw,Mom,Rt-Ang,50ma@20VDC,SPST,PCB Mt.	EA	1	C&K Comp'nts	TP11SH8ABE	DigiKey333n	CKN4002-ND	S1









ADC4320/ADC4322/ ADC4325

Very High Speed 16-Bit, Sampling A/D Converters in a Space-Saving 46-Pin Hybrid Package

Introduction

The ADC4320, ADC4322, and ADC4325 are complete 16-bit, 1 MHz, 2 MHz, and 500 kHz A/D converter subsystems with a built-in sample-and-hold amplifier in a space-saving 46-pin hybrid package. They offer pin-programmable input voltage ranges of $\pm 2.5V$, $\pm 5V$, $\pm 10V$ and 0 to $+10V$, and have been designed for use in applications, such as ATE, digital oscilloscopes, medical imaging, radar, sonar, and analytical instrumentation, requiring high speed and high resolution front ends. The ADC4322 is capable of digitizing a 1 MHz signal at a 2 MHz sampling rate with a guarantee of no missing codes from $0^{\circ}C$ to $+70^{\circ}C$, or in an extended temperature range version, from $-25^{\circ}C$ to $+85^{\circ}C$. Equally impressive in frequency domain applications, the ADC4325 features 91 dB minimum signal-to-noise ratio with input signals from DC to 100 kHz.

The ADC432X Series utilizes the latest semiconductor technologies to produce a cost-effective, high performance part in a 46-pin hybrid package. They are designed around a two-pass, sub-ranging architecture that integrates a low distortion sample-and-hold amplifier, precision voltage reference, ultra-stable 16-bit linear reference D/A converter, all necessary timing circuitry, and tri-state CMOS/TTL compatible output lines for ease of system integration.

Superior performance and ease-of-use make the ADC432X Series the ideal solution for those applications requiring a sample-and-hold amplifier directly at the input to the A/D converter. Having the S/H amplifier integrated with the A/D converter benefits the system designer in two ways. First, the S/H has been designed specifically to complement the performance of the A/D converter; for example, the acquisition time, hold mode settling and droop rate have been optimized for the A/D converter, resulting in exceptional overall performance. Second, the designer achieves

Continued on page 5.



Features

- 2 MHz, 1 MHz, and 500 kHz Conversion Rates
- 16-Bit Resolution
- 0.003% Maximum Integral Nonlinearity
- No Missing Codes
- Peak Distortion: -92 dB Max. (100 kHz Input)
- Signal to Noise Ratio:
 - 86 dB (ADC4322) Min.
 - 89 dB (ADC4320) Min.
 - 91 dB (ADC4325) Min.
- Total Harmonic Distortion: (100 kHz Input)
 - -86 dB (ADC4320) Max.
 - -90 dB (ADC4325) Max.
- TTL/CMOS Compatibility
- Low Noise
- Electromagnetic/Electrostatic Shielding

Applications

- Digital Signal Processing
- Sampling Oscilloscopes
- Automatic Test Equipment
- High-Resolution Imaging
- Analytical Instrumentation
- Medical Instrumentation
- CCD Detectors
- IR Imaging
- Sonar/Radar




Figure 1. Functional Block Diagram.

ADC4320/ADC4322/ ADC4325

Specifications¹

SPECIFICATION	ADC4325	ADC4320	ADC4322
ANALOG INPUT			
Input Voltage Range			
Bipolar	±2.5V, ±5V, ±10V	±2.5V, ±5V, ±10V	±2.5V, ±5V, ±10V
Unipolar	0 to +10V	0 to +10V	0 to +10V
Max. Input Without Damage	±15.5V	±15.5V	±15.5V
Input Impedance			
±2.5V	750Ω	750Ω	750Ω
±5.0V, 0-10V	1.5 KΩ	1.5 KΩ	1.5 KΩ
±10V	3 kΩ	3 kΩ	3 kΩ
Offset/Gain Adj. Sensitivity	300 ppm FSR/V	300 ppm FSR/V	300 ppm FSR/V
DIGITAL INPUTS			
Compatibility	TTL, HCT, and ACT	TTL, HCT, and ACT	TTL, HCT, and ACT
Logic "0"	+0.8V Max.	+0.8V Max.	+0.8V Max.
Logic "1"	+2.0V Min.	+2.0V Min.	+2.0V Min.
Trigger	Negative Edge Triggered	Negative Edge Triggered	Negative Edge Triggered
Loading	2 HCT Loads	2 HCT Loads	2 HCT Loads
TriggerPulse Width	100 ns Min.	100 ns Min.	50 ns Min.
High Byte Enable	Active Low, B1-B8, B1	Active Low, B1-B8, B1	Active Low, B1-B8, B1
Low Byte Enable	Active Low, B9-B16	Active Low, B9-B16	Active Low, B9-B16
DIGITAL OUTPUTS			
Fan-Out	1 TTL Load	1 TTL Load	1 TTL Load
Logic "0"	+0.4V	+0.4V	+0.4V
Logic "1"	+2.4V	+2.4V	+2.4V
Output Coding	Binary, Offset Binary, Two's Complement	Binary, Offset Binary, Two's Complement	Binary, Offset Binary, Two's Complement
Transfer Pulse	Data valid on positive edge	Data valid on positive edge	Data valid on positive edge
Over/Under Flow	Valid = logic "0" (occurs only when ±FS have been exc'd.)	Valid = logic "0" (occurs only when ±FS have been exc'd)	Valid = logic "0" (occurs only when ±FS have been exc'd)
DYNAMIC CHARACTERISTICS²			
Maximum Throughput Rate	500 kHz	1.0 MHz	2.0 MHz
A/D Conversion Time	1.1 μs Typ.	620 ns Typ.	300 ns Typ.
S/H Acquisition Time	900 ns Typ.	380 ns Typ.	200 ns Typ.
S/H Aperture Delay	15 ns Max.	15 ns Max.	15 ns Max.
S/H Aperture Jitter	5 ps RMS Max.	5 ps RMS Max.	5 ps RMS Max.
S/H Feedthrough³	-90 dB Max.; -96 dB Typ.	-90 dB Max.; -96 dB Typ.	-90 dB Max.; -96 dB Typ.
Full Power Bandwidth	2.6 MHz Min.	3 MHz Min.	6 MHz Min.
Small Signal Bandwidth	2.6 MHz Min.	6 MHz Min.	8 MHz Min.
Signal to Noise Ratio⁴			
100 kHz Input @ 0 dB	91 dB Min.; 93 dB Typ.	89 dB Min.; 92 dB Typ.	86 dB Min.; 88 dB Typ.
495 kHz Input @ -10 dB	-	79 dB Min.; 82 dB Typ.	76 dB Min.; 78 dB Typ.
980 kHz Input @ -10 dB	-	-	75 dB Min.; 78 dB Typ.
Peak Distortion⁴			
100 kHz Input @ 0 dB	-92 dB Max.; -97 dB Typ.	-92 dB Max.; -97 dB Typ.	-92 dB Max.; 97 dB Typ.
495 kHz Input @ -10 dB	-	-84 dB Max.; -95 dB Typ.	-84 dB Max.; -95 dB Typ.
980 kHz Input @ -10 dB	-	-	-81 dB Max.; -88 dB Typ.
Total Harmonic Distortion⁴			
100 kHz Input @ 0 dB	-90 dB Max.; -95 dB Typ.	-86 dB Max.; -94 dB Typ.	-86 dB Max. -94 dB Typ.
495 kHz Input @ -10 dB	-	-79 dB Max.; -86 dB Typ.	-80 dB Max.; -88 dB Typ.
980 kHz Input @ -10 dB	-	-	-80 dB Max.; -85 dB Typ.
THD + Noise⁵			
100 kHz Input @ 0 dB	88 dB Min.; 91 dB Typ.	84 dB Min.; 91 dB Typ.	83 dB Min.; 87 dB Typ.
495 kHz Input @ -10 dB	-	76 dB Min.; 81 dB Typ.	75 dB Min.; 77 dB Typ.
980 kHz Input @ -10 dB	-	-	74 dB Min.; 77 dB Typ.

SPECIFICATION (CONT.)	ADC4325	ADC4320	ADC4322
Step Response⁶	800 ns Max. to 1 LSB	500 ns Max. to 1 LSB	250 ns Max. to 2 LSBs
INTERNAL REFERENCE⁹			
Voltage	+5V, ±0.5% Max.	+5V, ±0.5% Max.	+5V, ±0.5% Max.
Stability	15 ppm/°C Max.	15 ppm/°C Max.	15 ppm/°C Max.
Available Current⁷	1.0 mA Max.	1.0 mA Max.	1.0 mA Max.
TRANSFER CHARACTERISTICS			
Resolution	16 bits	16 bits	16 bits
Integral Nonlinearity	±0.003% FSR Max.; ±0.001% Typ.	±0.003% FSR Max.; ±0.001% Typ.	±0.003% FSR Max.; ±0.001% Typ.
Differential Nonlinearity	±0.75 LSB; ±0.5 LSB Typ.	±0.75 LSB; ±0.5 LSB Typ.	±0.75 LSB Max.; ±0.5 LSB Typ.
Monotonicity	Guaranteed	Guaranteed	Guaranteed
No Missing Codes	Guaranteed over the Specified Temperature Range	Guaranteed over the Specified Temperature Range	Guaranteed over the Specified Temperature Range
Offset Error	±0.1% FSR Max. (Adj. to Zero)	±0.1% FSR Max. (Adj. to Zero)	±0.1% FSR Max. (Adj. to Zero)
Gain Error	±0.1% FSR Max. (Adj. to Zero)	±0.1% FSR Max. (Adj. to Zero)	±0.1% FSR Max. (Adj. to Zero)
Noise⁸			
10V p-p FSR	55 µV RMS Typ.; 70 µV RMS Max.	65 µV RMS Typ.; 80 µV RMS Max.	90 µV RMS Typ.; 110 µV Max.
5V p-p FSR	45 µV RMS Typ.; 55 µV RMS Max.	50 µV RMS Typ.; 60 µV RMS Max.	65 µV RMS Typ.; 80 µV Max.
STABILITY			
Differential Nonlinearity TC	±1 PPM/°C MAX.	±1 PPM/°C MAX.	±1 PPM/°C MAX.
Offset TC	±15 ppm/°C Max.	±15 ppm/°C Max.	±15 ppm/°C Max.
Gain TC	±15 ppm/°C Max.	±15 ppm/°C Max.	±15 ppm/°C Max.
Warm-Up Time	5 Min. Max.	5 Min. Max.	5 Min. Max.
Supply Rejection per % change in any supply Offset & Gain	±10 ppm/% Max.	±10 ppm/% Max.	±10 ppm/% Max.
POWER REQUIREMENTS			
±15V Supplies⁹	14.55V Min., 15.45V Max.	14.55V Min., 15.45V Max.	14.55V Min., 15.45V Max.
+5V Supplies	+4.75V Min., +5.25V Max.	+4.75V Min., +5.25V Max.	+4.75V Min., +5.25V Max.
+15V Current Drain	63 mA Typ.	63 mA Typ.	71 mA Typ.
-15V Current Drain	54 mA Typ.	54 mA Typ.	61 mA Typ.
+5V Current Drain	67 mA Typ.	67 mA Typ.	67 mA Typ.
Total Power Consumption	2.1W Typ.	2.1W Typ.	2.3W Typ.
ENVIRONMENTAL & MECHANICAL			
Specified Temp. Range¹⁰			
A Version	0°C to +70°C	0°C to +70°C	0°C to +70°C
B Version	-25°C to +85°C	-25°C to +85°C	-25°C to +85°C
Storage Temp. Range	-25°C to 125°C	-25°C to 125°C	-25°C to 125°C
Dimensions	1.58" x 2.38" x 0.225" (40.13 mm x 60.45 mm x 5.7 mm)	1.58" x 2.38" x 0.225" (40.13 mm x 60.45 mm x 5.7 mm)	1.58" x 2.38" x 0.225" (40.13 mm x 60.45 mm x 5.7 mm)
Case Potential	Ground	Ground	Ground

NOTES:

- All specifications guaranteed at 25°C unless otherwise noted and supplies at ±15V and +5V.
- All dynamic characteristics measured on the ±5V input range except the 980 kHz distortion test are performed at the ±2.5V input range.
- Measured with a full scale step input.
- See performance testing.
- THD + noise represents the ratio of the RMS value of the signal to the total RMS noise below the Nyquist plus the total harmonic distortion up to the 100th harmonic with an analysis bandwidth of DC to the converters' Nyquist frequency.

- Step response represents the time required to achieve the specified accuracies after an input full scale step change.
- Reference Load to remain stable.
- Includes noise from S/H and A/D converter.
- Both ±15V analog supply voltages and both ±reference voltages, Pins 2, 3, 16, and 17 must be by-passed with low ESR tantalum capacitors (see Figure 20).
- The specified temperature range is guaranteed for the case temperature.

Specifications subject to change without notice.

TYPICAL PERFORMANCE CHARACTERISTICS




Fig. 2. ADC4325 Dynamic Characteristics at 100 kHz and 0 dB




Fig. 6. ADC4325 Dynamic Characteristics at 195 kHz and -6 dB ($\pm 5V$ Range)




Fig. 3. ADC4320 Dynamic Characteristics at 100 kHz and 0 dB




Fig. 7. ADC4320 Dynamic Characteristics at 495 kHz and -6 dB Range.




Fig. 4. ADC4322 Dynamic Characteristics at 100 kHz and 0 dB




Fig. 8. ADC4322 Dynamic Characteristics at 980 kHz and -6 dB ($\pm 2.5V$ Range)




Fig. 5. ADC4322 Dynamic Characteristics at 495 kHz and 0 dB ($\pm 2.5V$ Range)




Fig. 9. ADC4320 Intermodulation Distortion at 100 kHz, 125 kHz and -6 dB

SPECIFICATIONS




Figure 10. ADC4322 SFDR vs Input Level @ 195 kHz $\pm 2.5V$ Range




Figure 11. ADC4322 SFDR vs Input Level @ 495 kHz $\pm 2.5V$ Range




Figure 12. ADC4322 SFDR vs Input Level @ 980 kHz $\pm 2.5V$ Range

PIN #	4	5	6
RANGE	S/H IN 1	S/H IN2	S/H IN 3
0V to +10V	Input	Input	-5V Ref
$\pm 5V$	Input	Input	SIG RTN
$\pm 2.5V$	Input	Input	Input
$\pm 10V$	Input	SIG RTN	SIG RTN

Figure 13. Input Scaling Connections.

Continued from page 1.

true 16-bit performance, avoiding degradation due to ground loops, signal coupling, jitter and digital noise introduced when separate S/H and A/D converters are interconnected. Furthermore, the accuracy, speed, and quality of the ADC432X Series are fully ensured by thorough, computer-controlled factory tests of each unit.

INTERFACING

Input Scaling

The converters can be configured for four input voltage ranges: 0 to +10V; $\pm 2.5V$; $\pm 5V$; and $\pm 10V$. The analog input range should be scaled as close as possible to the maximum input to utilize the full dynamic range of the converter. Figure 13 describes the input connections.

Coding and Trim Procedure

Figure 15 shows the output coding and trim calibration voltages of the converter. For two's complement operation, simply use the available B1 (MSB) instead of B1 (MSB). Refer to Figure 14 for use of external offset and gain trim potentiometers. Voltage DACs with a $\pm 5V$ output can be utilized easily when digital control is required. The input sensitivity of the external offset and gain control pins is 300 ppm FSR/V. If Offset and Gain adjusts are not used, connect them to Pin 14, Analog Returns.

To trim the offset of the converter, apply the offset voltage shown in Figure 15 for the appropriate voltage range. Adjust the offset trim potentiometer such that the 15 MSBs are "0" and the LSB alternates equally between "0" and "1" for the unipolar ranges or all 16 bits are in transition for the bipolar ranges.

To trim the gain of the converter, apply the range (+FS) voltage shown in Figure 15 for the appropriate range. Adjust the gain trim potentiometer such that the 15 MSBs are "1" and the LSB alternates equally between "0" and "1".




Figure 14. Offset and Gain Adjustment Circuit.

UNIPOLAR BINARY		0V TO +10V	
MSB	LSB		
+FS	1111111111111111*	= +9.99977V	
1/2 FS	1000000000000000	= +5.00000V	
Offset	0000000000000000*	= +0.00000V	
OFFSET BINARY		±2.5V Input	±5V Input
MSB	LSB		
+FS	1111111111111111*	= +2.49989V	+4.99977V
Offset	*****	= -0.00004V	-0.00008V
-FS	0000000000000000*	= -2.49996V	-4.99992V
2'S COMPLEMENT		±2.5V Input	±5V Input
MSB	LSB		
+FS	0111111111111111*	= +2.49989V	+4.99977V
Offset	*****	= -0.00004V	-0.00008V
-FS	1000000000000000*	= -2.49996V	-4.99992V

* denotes a 0/1 or 1/0 transition

Figure 15. Coding and Trim Calibration Table.




Figure 16. Timing Diagram.




Figure 17. ADC432X Series Mechanical Diagram.

PIN #		PIN#	
1	ANA RTN	46	+5V
2	+15V	45	DIG RTN
3	-15V	44	O/U FLOW
4	S/H IN 1	43	BIT 1N
5	S/H IN 2	42	BIT 1
6	S/H IN 3	41	BIT 2
7	SIG RTN	40	BIT 3
8	DNC*	39	BIT 4
9	ANA RTN	38	BIT 5
10	+15V	37	BIT 6
11	-15V	36	BIT 7
12	DNC	35	BIT 8
13	EXT OFFSET ADJ	34	BIT 9
14	ANA RTN	33	BIT 10
15	EXT GAIN ADJ	32	BIT 11
16	+REF OUT	31	BIT 12
17	-REF OUT	30	BIT 13
18	ANA RTN	29	BIT 14
19	TRIGGER	28	BIT 15
20	DIG RTN	27	BIT 16
21	DIG RTN	26	TRANSFER
22	HI BYTE EN	25	+5V
23	LO BYTE EN	24	DIG RTN

* DNC- Do Not Connect

Figure 18. Pin Assignment.

To check the trim procedure, apply 1/2 full scale voltage for a unipolar range or -full scale voltage for the bipolar ranges and check that the digital code is ±1 LSB of the stated code.

PRINCIPLE OF OPERATION

The ADC432X Series converters are 16-bit sampling A/D converters with throughput rates of up to 2 MHz. These converters are available in three externally configured full scale ranges of 5V p-p, 10V p-p and 20V p-p. Options are externally or user-programmable for bipolar and unipolar inputs of ±2.5V, ±5V, ±10V and 0 to +10V. Two's complement format can be obtained by utilizing $\overline{B1}$ instead of B1.




Figure 19. Operating Principle.

To understand the operating principles of the A/D converters, refer to the timing diagram of Figure 16 and the simplified block diagram of Figure 19. The simplified block diagram illustrates the two successive passes in the sub-ranging scheme of the converters.

The A/D converter is factory-trimmed and optimized to operate with a 10V p-p input voltage range. Scaling resistors at the S/H inputs configure the three input ranges and provide a S/H output voltage to the A/D converter of 10V p-p.

The first pass starts with a high-to-low transition of the trigger pulse. This signal places the S/H into the Hold mode and starts the timing logic. The path of the 10V p-p input signal during the first pass is through a 5:1 attenuator circuit to the 10-bit ADC with an input range of 2V p-p. At 35 ns, the ADC converts the signal and the 9 bits are latched both into the logic as the MSBs and into the 16-bit accurate DAC for the second pass.

The second pass subtracts the S/H output and the 9-bit, 16-bit accurate DAC output with the result equal to the 9-bit quantization error of the DAC, or 19.5 mV p-p. The "error" voltage is then amplified by a gain of 25.6 and is now 0.5V p-p or 1/4 the full scale range of the ADC, allowing a 2-bit overlap safety margin. When the DAC and the "error" amplifier have had sufficient time to settle to 16-bit accuracy, the amplified "error" voltage is then digitized by the ADC with the 9-bit second pass result latched into the logic. At this time the S/H returns to the sample mode to begin acquiring the next sample.

The 1/4 full scale range in the second pass produces a 2-bit overlap of the two passes. This provides an output word that is accurate and linear to 16 bits. This method corrects for any gain and linearity errors in the amplifying circuitry, as well as the 10-bit flash A/D converter. Without the use of this overlapping correction scheme, it would be necessary that all the components in the converters be accurate to the 16-bit level. While such a design might be possible to realize on a laboratory benchtop, it would be clearly impractical to achieve on a production basis. The key to the conversion technique used in the converters is the 16-bit ac-

curate and 16-bit linear D/A converter which serves as the reference element for the conversion's second pass. The use of proprietary sub-ranging architecture in the converters results in a sampling A/D converter that offers unprecedented speed and transfer characteristics at the 16-bit level.

The converter has a 3-state output structure. Users can enable the eight MSBs and B1 with $\overline{\text{HIBYTEN}}$ and the eight LSBs with $\overline{\text{LOBYTEN}}$ (both are active low). This feature makes it possible to transfer data from the converter to an 8-bit microprocessor bus. However, to prevent the coupling of high frequency noise from the microprocessor bus into the A/D converter, the output data must be buffered.

Layout Considerations

Because of the high resolution of the A/D converters, it is necessary to pay careful attention to the printed-circuit layout for the device. It is, for example, important to keep analog and digital grounds separate at the power supplies. Digital grounds are often noisy or "glitchy," and these glitches can have adverse effects on the performance of the converters if they are introduced to the analog portions of the A/D converter's circuitry. At 16-bit resolution, the size of the voltage step between one code transition and the succeeding one for a 5V full scale range is only 76 μV . It is evident that any noise in the analog ground return can result in erroneous or missing codes. It is important in the design of the PC board to configure a low-impedance ground-plane return on the printed-circuit board. It is only at this point where the analog and digital power returns should be made common.

The Analogic ADC4322 EB-1 evaluation board has been designed and laid out for optimum performance with the converter series. The board layout and schematic are shown in figures 20-22 as examples of decoupling and layout techniques.




Figure 20. ADC4322-EB1 Block Diagram




Figure 21. Primary Side




Figure 22. Secondary Side

Ordering Guide	
Specified Temperature Range: 0°C to +70°C	
Model	Sampling Rate
ADC4325A	500 kHz
ADC4320A	1 MHz
ADC4322A	2 MHz
Specified Temperature Range: -25°C to +85°C	
ADC4325B	500 kHz
ADC4320B	1 MHz
ADC4322B	2 MHz
Evaluation Board	
ADC4322 EB-1	

FEATURES

50ns max Switching Time Over Full Temperature Range

Low R_{ON} (30Ω typ)

Single Supply Specifications for +10.8V to +16.5V Operation

Extended Plastic Temperature Range (-40°C to +85°C)

Break-Before-Make Switching

Low Leakage (100pA typ)

44V Supply max Rating

Available in 16-Lead DIP/SOIC and 20-Lead LCCC/PLCC Packages

ADG201HS (K, B, T) Replaces HI-201HS

ADG201HS (J, A, S) Replaces DG271

GENERAL DESCRIPTION

The ADG201HS is a monolithic CMOS device comprising four independently selectable SPST switches. It is designed on an enhanced LC²MOS process which gives very fast switching speeds and low R_{ON}.

The switches also feature break-before-make switching action for use in multiplexer applications and low charge injection for minimum transients on the output when switching the digital inputs.

ORDERING GUIDE

Model ¹	Temperature Range	Package Option ²
ADG201HSJN	-40°C to +85°C	N-16
ADG201HSKN	-40°C to +85°C	N-16
ADG201HSKR	-40°C to +85°C	R-16
ADG201HSAQ	-40°C to +85°C	Q-16
ADG201HSBQ	-40°C to +85°C	Q-16
ADG201HSJP	-40°C to +85°C	P-20A
ADG201HSKP	-40°C to +85°C	P-20A
ADG201HSSQ	-55°C to +125°C	Q-16
ADG201HSTQ ³	-55°C to +125°C	Q-16
ADG201HSTE ³	-55°C to +125°C	E-20A

NOTES

¹To order MIL-STD-883, Class B processed parts, add /883B to T grade part numbers. See the Analog Devices Military Products Databook (1994) for military data sheet.


²E = Leadless Ceramic Chip Carrier; N = Narrow Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip; R = 0.15" Small Outline IC (SOIC).

³Standard Military Drawing (SMD) approved by DESC. SMD numbers are

5962-86716012X (ADG201HSTE/883B)

5962-8671601EX (ADG201HSTQ/883B)

FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

1. 50ns max t_{ON} and t_{OFF}:

The ADG201HS top grades (K, B, T) have guaranteed 50ns max turn-on and turn-off times over the full operating temperature range. The lower grades (J,A,S) have guaranteed 75ns switching times over the full operating temperature range.

2. Single Supply Specifications:

The ADG201HS is fully specified for applications which require a single positive power supply in the +10.8V to +16.5V range.

3. Low Leakage:

Leakage currents in the range of 100pA make these switches suitable for high precision circuits. The added feature of break-before-make allows for multiple outputs to be tied together for multiplexer applications while keeping leakage errors to a minimum.

IN	Switch Condition
0	ON
1	OFF

Truth Table

REV. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

ADG201HS—SPECIFICATIONS

DUAL SUPPLY ($V_{DD} = +13.5V$ to $+16.5V$, $= -13.5V$ to $-16.5V$, $GND = 0V$,
 $V_{IN} = 3V$ [Logic High Level] or $0.8V$ [Logic Low Level] unless otherwise noted)

Parameter	Version	+25°C	$T_{min} - T_{max}^1$	Units	Comments
ANALOG SWITCH					
Analog Signal Range	All	V_{SS}	V_{SS}	V min	
	All	V_{DD}	V_{DD}	V max	
R_{ON}	All	30	–	Ω typ	$-10V \leq V_S \leq +10V$, $I_{DS} = 1mA$; Test Circuit 1
	All	50	75	Ω max	
R_{ON} Drift	All	0.5	–	%/°C typ	$-10V \leq V_S \leq +10V$, $I_{DS} = 1mA$
R_{ON} Match	All	3	–	% typ	$-10V \leq V_S \leq +10V$, $I_{DS} = 1mA$
I_S (OFF), Off Input Leakage ²	All	0.1	–	nA typ	$V_D = \pm 14V$; $V_S = \mp 14V$; Test Circuit 2
	J, K, A, B	1	20	nA max	
	S, T	1	60	nA max	
I_D (OFF), Off Output Leakage ²	All	0.1	–	nA typ	$V_D = \pm 14V$; $V_S = \mp 14V$; Test Circuit 2
	J, K, A, B	1	20	nA max	
	S, T	1	60	nA max	
I_D (ON), On Channel Leakage ²	All	0.1	–	nA typ	$V_D = V_S = \pm 14V$; Test Circuit 3
	J, K, A, B	1	20	nA max	
	S, T	1	60	nA max	
DIGITAL CONTROL					
V_{INH} , Input High Voltage	All	2.4	2.4	V min	
V_{INL} , Input Low Voltage	All	0.8	0.8	V max	
I_{INL} or I_{INH}	All	1	1	μA max	
C_{IN}	All	8	8	pF max	
DYNAMIC CHARACTERISTICS					
t_{ON}	K, B, T	50	50	ns max	Test Circuit 4
	J, A, S	75	75	ns max	
t_{OFF1}	K, B, T	50	50	ns max	Test Circuit 4
	J, A, S	75	75	ns max	
t_{OFF2}	All	150	–	ns typ	Test Circuit 4
t_{OPEN}	All	5	5	ns typ	$t_{ON} - t_{OFF1}$; Test Circuit 4
Output Settling Time to 0.1%	All	180	–	ns typ	$V_{IN} = 3V$ to $0V$; Test Circuit 4
OFF Isolation	All	72	–	dB typ	$V_S = 3V$ rms, $f = 100kHz$, $R_L = 1k\Omega$; $C_L = 10pF$; Test Circuit 5
Channel-to-Channel Crosstalk	All	86	–	dB typ	$V_S = 3V$ rms, $f = 100kHz$, $R_L = 1k\Omega$; $C_L = 10pF$; Test Circuit 6
Q_{INJ} , Charge Injection	All	10	–	pC typ	$R_S = 0\Omega$, $V_S = 0V$; Test Circuit 7
C_S (OFF)	All	10	–	pF typ	
C_D (OFF)	All	10	–	pF typ	
C_D , C_S (ON)	All	30	–	pF typ	
C_{DS} (OFF)	All	0.5	–	pF typ	
POWER SUPPLY					
I_{DD}	All	10	10	mA max	
I_{SS}	All	6	6	mA max	
Power Dissipation	All	240	240	mW max	$V_{DD} = +15V$, $V_{SS} = -15V$

NOTES

¹Temperature ranges are as follows: ADG201HSJ, K; $-40^\circ C$ to $+85^\circ C$
 ADG201HSA, B; $-40^\circ C$ to $+85^\circ C$
 ADG201HSS, T; $-55^\circ C$ to $+125^\circ C$

²Leakage specifications apply with a V_D (V_S) of $\pm 14V$ or with a V_D (V_S) of $0.5V$ within the supply voltages (V_{DD} , V_{SS}), whichever is the minimum.
 Specifications subject to change without notice.

SINGLE SUPPLY ($V_{DD} = +10.8V$ to $+16.5V$, $V_{SS} = GND = 0V$, $V_{IN} = 3V$ [Logic High Level] or $0.8V$ [Logic Low Level] unless otherwise noted)

Parameter	Version	+25°C	$T_{min} - T_{max}$	Units	Comments
ANALOG SWITCH					
Analog Signal Range	All	V_{SS}	V_{SS}	V min	
	All	V_{DD}	V_{DD}	V max	
R_{ON}	All	65	–	Ω typ	$0V \leq V_S \leq +10V$, $I_{DS} = 1mA$; Test Circuit 1
	All	90	120	Ω max	
R_{ON} Drift	All	0.5	–	%/°C typ	$0V \leq V_S \leq +10V$, $I_{DS} = 1mA$
R_{ON} Match	All	3	–	% typ	$0V \leq V_S \leq +10V$, $I_{DS} = 1mA$
I_S (OFF), Off Input Leakage ¹	All	0.1	–	nA typ	$V_D = +10V/+0.5V$; $V_S = +0.5V/+10V$; Test Circuit 2
	J, K, A, B	1	20	nA max	
	S, T	1	60	nA max	
I_D (OFF), Off Output Leakage ¹	All	0.1	–	nA typ	$V_D = +10V/+0.5V$; $V_S = +0.5V/+10V$; Test Circuit 2
	J, K, A, B	1	20	nA max	
	S, T	1	60	nA max	
I_D (ON), On Channel Leakage ¹	All	0.1	–	nA typ	$V_D = V_S = +10V/+0.5V$; Test Circuit 3
	J, K, A, B	1	20	nA max	
	S, T	1	60	nA max	
DIGITAL CONTROL					
V_{INH} , Input High Voltage	All	2.4	2.4	V min	
V_{INL} , Input Low Voltage	All	0.8	0.8	V max	
I_{INL} or I_{INH}	All	1	1	μA max	
C_{IN}	All	8	8	pF max	
DYNAMIC CHARACTERISTICS					
t_{ON}	K, B, T	50	70	ns max	Test Circuit 4
	J, A, S	75	90	ns max	
t_{OFF1}	K, B, T	50	70	ns max	Test Circuit 4
	J, A, S	75	90	ns max	
t_{OFF2}	All	150	–	ns typ	Test Circuit 4
t_{OPEN}	All	5	5	ns typ	$t_{ON} - t_{OFF1}$; Test Circuit 4
Output Settling Time to 0.1%	All	180	–	ns typ	$V_{IN} = 3V$ to $0V$; Test Circuit 4
OFF Isolation	All	72	–	dB typ	$V_S = 3V$ rms, $f = 100kHz$, $R_L = 1k\Omega$; $C_L = 10pF$; Test Circuit 5
Channel-to-Channel Crosstalk	All	86	–	dB typ	$V_S = 3V$ rms, $f = 100kHz$, $R_L = 1k\Omega$; $C_L = 10pF$; Test Circuit 6
Q_{INJ} , Charge Injection	All	10	–	pC typ	$R_S = 0\Omega$, $V_S = 0V$; Test Circuit 7
C_S (OFF)	All	10	–	pF typ	
C_D (OFF)	All	10	–	pF typ	
C_D , C_S (ON)	All	30	–	pF typ	
C_{DS} (OFF)	All	0.5	–	pF typ	
POWER SUPPLY					
I_{DD}	All	10	10	mA max	
Power Dissipation	All	150	150	mW max	$V_{DD} = +15V$

NOTE

¹The leakage specifications degrade marginally (typically 1nA at 25°C) with $V_D(V_S) = V_{SS}$.

Specifications subject to change without notice.

ADG201HS

ABSOLUTE MAXIMUM RATINGS*

(T_A = 25°C unless otherwise noted)

V _{DD} to V _{SS}	44V
V _{DD} to GND	-0.3V, 25V
V _{SS} to GND ¹	+0.3V, -25V
Analog Inputs ²	
Voltage at S, D	V _{SS} - 2V to V _{DD} + 2V or 20mA, Whichever Occurs First
Continuous Current, S or D	20mA
Pulsed Current S or D	20mA
I _{ms} Duration, 10% Duty Cycle	70mA
Digital Inputs ²	
Voltage at IN	V _{SS} - 4V to V _{DD} + 4V or 20mA, Whichever Occurs First

Power Dissipation (Any Package)

Up to +75°C	470mW
Derates above +75°C by	6mW/°C

Operating Temperature

Commerical (J, K Version)	-40°C to +85°C
Industrial (A, B Version)	-40°C to +85°C
Extended (S, T Version)	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering 10sec)	+300°C

NOTES

¹If V_{SS} is open circuited with V_{DD} and GND applied, the V_{SS} pin will be pulled positive, exceeding the Absolute Maximum Ratings. If this possibility exists, a Schottky diode from V_{SS} to GND (cathode end to GND) ensures that the Absolute Maximum Ratings will be observed.

²Overtoltage at IN, S or D, will be clamped by diodes. Current should be limited to the maximum rating above.




*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION:

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.




PIN CONFIGURATIONS




Typical Performance Characteristics—ADG201HS


The switches are guaranteed functional with reduced single or dual supplies down to 4.5V.




R_{ON} as a Function of V_D (V_S): Dual Supply Voltage




R_{ON} as a Function of V_D (V_S): Dual Supply Voltage, $T_A = +25^\circ\text{C}$




R_{ON} as a Function of V_D (V_S): Single Supply Voltage, $T_A = +25^\circ\text{C}$



Leakage Current as a Function of Temperature Dual Supply Voltage. (Note: Leakage Currents Reduce as the Supply Voltages Reduce)




Trigger Levels vs. Power Supply Voltage, Dual or Single Supply, $T_A = +25^\circ\text{C}$




Off Isolation vs. Signal Frequency; Dual or Single 15V Supplies, $T_A = +25^\circ\text{C}$


ADG201HS—Typical Performance Characteristics (Continued)




Switching Time vs. Supply Voltage (Dual Supply):
 $T_A = +25^\circ\text{C}$. (Note: See Test Circuit 4.
 For $V_{DD} < 10\text{V}$, $V_S = V_{DD}$)




Switching Time vs. Supply Voltage (Single Supply):
 $T_A = +25^\circ\text{C}$. (Note: See Test Circuit 4.
 For $V_{DD} < 10\text{V}$, $V_S = V_{DD}$)




Switching Time vs. Temperature: Dual Supply Voltage



Switching Time vs. Temperature: Single Supply Voltage



Charge Injection vs. Source Voltage (V_S) for Dual and Single 10.8V Supplies: $T_A = +25^\circ\text{C}$




Charge Injection vs. Source Voltage (V_S) for Dual and Single 15V Supplies: $T_A = +25^\circ\text{C}$


Test Circuits—ADG201HS

Note: All digital input signal rise and fall times measured from 10% to 90% of 3V. $t_R = t_F = 5\text{ns}$. Decoupling capacitors ($0.01\mu\text{F}$ min) from V_{DD} and V_{SS} to GND are recommended to achieve specified performance.


TEST CIRCUIT 1
 R_{ON}





TEST CIRCUIT 2
 $I_S(\text{OFF}), I_D(\text{OFF})$




TEST CIRCUIT 3
 $I_D(\text{ON})$




TEST CIRCUIT 4
 $t_{ON}, t_{OFF}, t_{OPEN}, \text{SETTLING TIME}$





TEST CIRCUIT 5
OFF ISOLATION



TEST CIRCUIT 6
CHANNEL-TO-CHANNEL CROSSTALK




TEST CIRCUIT 7
CHARGE INJECTION



ADG201HS

SINGLE SUPPLY DISK DRIVE APPLICATION

The excellent performance of the ADG201HS with single supply operation makes it suitable in applications such as disk drives where only positive power supply voltages are normally available. The accompanying circuit shows a typical application for the ADG201HS in the read/write head switching section of a disk drive. The circuit allows data (0s and 1s) to be written to and read from a disk. The principal advantage offered by the ADG201HS is that it retains very fast switching speed with single supply operation (see Single Supply Specifications). This allows disk drives to run at higher data rates.



SWITCHES 1 TO 5 ALL ADG201HS


SWITCH NUMBER	WRITE		READ
	"0"	"1"	
1	OFF	ON	OFF
2	ON	OFF	OFF
3	OFF	OFF	ON
4	OFF	OFF	ON
5	ON	ON	OFF

ADG201HS in the Read/Write Head Switching Circuit of a Disk Drive


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


20-Terminal Plastic Leaded Chip Carrier (P-20A)




16-Pin Plastic DIP (N-16)




16-Pin Cerdip (Q-16)



16-Lead Narrow Body SOIC (R-16A)



20-Terminal Leadless Ceramic Chip Carrier (E-20A)



C1178-10-4 RR

PRINTED IN U.S.A.